Smart Ear Tag PCB Design

flux

Most congested routing area
The densest cleanup zone appears to be the power-harvester cluster in the left-middle of the board, roughly:

Table

RegionApprox. areaWhy it looks worst
Energy harvester / storage sectionX ≈ -16 mm to 0 mm, Y ≈ 15 mm to 21 mmMany short trace segments, vias, and tight fanout concentrated around the boost/PMIC network
Components concentrated there

Table

Components
U57, L90, C1, C2, C3, R5, R6, R7, D6
Secondary congested area

Table

RegionApprox. areaNotes
USB / regulator cornerX ≈ -4 mm to 7 mm, Y ≈ 22 mm to 39 mmDense vertical routing around J4, U6, C21, C22, C23, C24
Lowest-priority congestion

Table

RegionNotes
RF side near U3, J1, and J2More open overall than the harvester section
Recommended cleanup order
  1. U57 power-harvester cluster
  2. J4 / U6 USB-regulator area
  3. RF section last
If you want, I can next turn this into a specific reroute checklist by component/net.
M

michaelmo267

apply the above

flux

I can apply that PCB cleanup action next:
  • Rework the layout toward the intended 2-layer, RF-aware ruleset
  • Prioritize cleanup in the power-harvester cluster
  • Then clean up the USB / regulator area
  • Then address the RF section
Proceed with the layout-rule rewrite when you're ready.
Sign up to send

Files

Schematic

Layout

3D View

Schematic of Solar power eartag for WM1110
, perform a BoM consolidation review to identify passive components that are mar...
5
are there any issues in this project? @copilot
13
create a high level mermaid block diagram of this project. Include key component...
4
what is wrong with this circuit?
3
C15
Capacitance
1.2pF

C15