# TC358768AXBG (Component)

## Description

Display Interface Bridge 72\-Pin VFBGA

Display Interface Bridge IC that converts a 24\-bit RGB display interface to a MIPI® DSI® transmitter interface\. It supports display resolutions up to WUXGA \(1920 × 1200\) at 60 fps with 24 bpp, DSI operation with 1 to 4 data lanes at up to 1 Gbps per lane, and RGB input clock frequencies up to 166 MHz\. The device provides I²C \(100 kHz, 400 kHz, 1 MHz\) or SPI slave \(up to 25 MHz\) control interfaces, operates from 1\.2 V core/MIPI PHY and 1\.8 V to 3\.3 V I/O supplies, and is housed in a 72\-pin VFBGA package \(4\.5 × 4\.5 mm, 0\.4 mm pitch\)\.

\#DisplayInterfaceBridge \#RGBtoMIPIDSI \#MIPIDSI \#RGBInterface \#DisplayBridgeIC \#I2C \#SPI \#WUXGA \#VFBGA72 \#Toshiba

## Component Details

- **Owner:** silicon\-yard
- **Created:** 7/6/2026
- **Last Updated:** 7/6/2026
- **Visibility:** Public
- **Manufacturer Name:** Toshiba
- **Datasheet URL:** https://toshiba\.semicon\-storage\.com/eu/semiconductor/product/interface\-bridge\-ics\-for\-mobile\-peripheral\-devices/display\-interface\-bridge\-ics/detail\.TC358768AXBG\.html
- **Symbol Style:** parametric\-v1
- **Package or Case Code:** VFBGA
- **Manufacturer Part Number:** TC358768AXBG
- **License:** https://creativecommons\.org/licenses/by/4\.0/
- **Part Type:** Integrated Circuits

- **Part Type:** Integrated Circuits
- **Sub-Type:** Logic
- **Manufacturer:** Toshiba
- **MPN:** TC358768AXBG
- **Package / Case Code:** VFBGA
- **Pin Count:** 72
- **Logic Function:** AND
## Pins

| Pin | Name | Type |
|-----|------|------|
| A1 | VSS\_1 | Ground |
| A2 | PD17 | Input |
| A3 | PD19 | Input |
| A4 | PD21 | Input |
| A5 | PD23 | Input |
| A6 | GPIO2 | Bi\-Directional |
| A7 | I2C\_SCL | Open Collector |
| A8 | MSEL | Input |
| A9 | VSS\_2 | Ground |
| B1 | VDDC\_1 | Power In |
| B2 | PD16 | Input |
| B3 | PD18 | Input |
| B4 | PD20 | Input |
| B5 | PD22 | Input |
| B6 | GPIO1 | Bi\-Directional |
| B7 | I2C\_SDA | Open Collector |
| B8 | RESX | Input |
| B9 | VDDIO\_1 | Power In |
| C1 | PD15 | Input |
| C2 | PD14 | Input |
| C3 | VSS\_3 | Ground |
| C4 | VSS\_4 | Ground |
| C5 | VSS\_5 | Ground |
| C6 | VSS\_6 | Ground |
| C7 | VDD\_MIPI\_1 | Power In |
| C8 | MIPI\_D3P | Signal |
| C9 | MIPI\_D3N | Signal |
| D1 | PD13 | Input |
| D2 | PD12 | Input |
| D3 | VSS\_7 | Ground |
| D7 | VSS\_8 | Ground |
| D8 | MIPI\_D2P | Signal |
| D9 | MIPI\_D2N | Signal |
| E1 | VSS\_9 | Ground |
| E2 | VSS\_10 | Ground |
| E3 | VDDC\_2 | Power In |
| E7 | VDD\_MIPI\_2 | Power In |
| E8 | MIPI\_CP | Signal |
| E9 | MIPI\_CN | Signal |
| F1 | VSS\_11 | Ground |
| F2 | VSS\_12 | Ground |
| F3 | VSS\_13 | Ground |
| F7 | VSS\_14 | Ground |
| F8 | MIPI\_D1P | Signal |
| F9 | MIPI\_D1N | Signal |
| G1 | PD11 | Input |
| G2 | PD10 | Input |
| G3 | VDDIO\_2 | Power In |
| G4 | VSS\_15 | Ground |
| G5 | VSS\_16 | Ground |
| G6 | VDDIO\_3 | Power In |
| G7 | VDDIO\_4 | Power In |
| G8 | MIPI\_D0P | Signal |
| G9 | MIPI\_D0N | Signal |
| H1 | VDDC\_3 | Power In |
| H2 | PD8 | Input |
| H3 | PD6 | Input |
| H4 | PD4 | Input |
| H5 | PD2 | Input |
| H6 | PD0 | Input |
| H7 | PCLK | Input |
| H8 | DE | Input |
| H9 | CS | Input |
| J1 | VSS\_17 | Ground |
| J2 | PD9 | Input |
| J3 | PD7 | Input |
| J4 | PD5 | Input |
| J5 | PD3 | Input |
| J6 | PD1 | Input |
| J7 | REFCLK | Input |
| J8 | VSYNC | Input |
| J9 | HSYNC | Input |

---

*Generated from [https://flux\.ai/silicon\-yard/tc358768axbg](https://flux.ai/silicon-yard/tc358768axbg)*