Part Datasheet Review and Update

I’ll review the part metadata, find and set the official datasheet URL if missing, then compare symbol pins, footprint, and descriptions against the datasheet and report any mismatches.
The part already has a Datasheet URL set; I also found the official Renesas datasheet document page and am using that for the cross-check.
Completed the part review and updated Part Datasheet Review — SLG46826V.
Open items:
  • Package or Case Code is wrong: currently TO, should be STQFN/TQFN-20 2 × 3 mm, 0.4 mm pitch.
  • Datasheet URL is official but points to the product page, not the direct datasheet document.
  • Part type is broad/non-normalized.
Suggested next steps:
  1. Update package metadata to the correct STQFN/TQFN-20 value.
  2. Replace the Datasheet URL with the direct Renesas datasheet URL.
  3. Normalize part classification metadata for better library/search quality.
Fix metadata and review
Fix package metadata
Use direct datasheet
Normalize classification
Run part checks
IO10
Pin Number
16
IO6
Pin Number
10
VDD2
Pin Number
14
VDD
Pin Number
1
IO1
Pin Number
3
IO7
Pin Number
12
IO0
Pin Number
2
IO3
Pin Number
5
IO12
Pin Number
18
IO5
Pin Number
7
GND
Pin Number
11
IO13
Pin Number
19
SCL
Pin Number
8
IO11
Pin Number
17
IO14
Pin Number
20
SDA
Pin Number
9
IO4
Pin Number
6
IO9
Pin Number
15
IO2
Pin Number
4
IO8
Pin Number
13

Refine this doc
Ask about this doc
Part Datasheet Review — SLG46826V
Date: 2026-07-09
Scope
Reviewed the current published part project metadata, schematic terminals/symbol pin properties, PCB footprint, and available assets for SLG46826V. Cross-check source was the official Renesas SLG46826 datasheet and Renesas product information.
Source Datasheet
Current Part Information in Flux

Table


FieldCurrent valueDatasheet / official source valueResult
Manufacturer Part NumberSLG46826VSLG46826VMatch
Manufacturer NameRenesasRenesasMatch
Part TypeIntegrated CircuitsProgrammable mixed-signal matrix IC / GreenPAKAcceptable but broad/non-normalized
Package or Case CodeTO20-pin STQFN/TQFN, 2.0 mm x 3.0 mm x 0.55 mm, 0.4 mm pitchMismatch
Pin count20 terminals / 20 footprint pads20-pin STQFN for SLG46826VMatch
Datasheet URLRenesas product pageOfficial datasheet document URL aboveOfficial but not direct datasheet
DescriptionProgrammable mixed-signal matrix IC with MTP NVM, dual supplies, GPIO, comparators, LUT/DFF/counter blocks, oscillators, I2CMatches datasheet/product summaryMatch
Key Datasheet Specs

Table


ItemDatasheet value
FunctionGreenPAK programmable mixed-signal matrix IC with in-system programmability
MemoryMultiple-time programmable NVM; includes 2-kbit I2C-compatible EEPROM emulation
InterfaceI2C protocol interface on SCL/SDA
I/O resourcesProduct summary lists 17 GPIO/GPO resources; STQFN pinout exposes IO0–IO14 plus dedicated SCL/SDA pins
Analog comparators4 total: two high-speed rail-to-rail ACMPxH and two low-power rail-to-rail ACMPxL
VDD operating range2.3 V to 5.5 V; 2.5 V minimum during NVM write/erase
VDD2 operating range1.71 V to 5.5 V, with VDD2 <= VDD
Operating temperature-40 °C to +85 °C
Required VDD capacitor0.1 µF minimum at VDD
Package for SLG46826VSTQFN 20L, 2 mm x 3 mm x 0.55 mm, 0.4 mm pitch
OrderingSLG46826V = 20-pin STQFN; TR suffix is legacy
Schematic Symbol / Terminal Cross-Check
Current symbol has 20 terminal components. Pin numbers, terminal names, and primary functions match the datasheet STQFN-20L pin configuration.

Table


PinCurrent terminalCurrent pin typeDatasheet primary / alternate functionResult
1VDDPower InPower SupplyMatch
2IO0Bi-DirectionalGPIO; I2C_EXPAND_0; EXT_OSC0_INMatch
3IO1Bi-DirectionalGPIO with OE; EXT_Vref analog comparator negative inputMatch
4IO2Bi-DirectionalGPIO; EXT_SLA_0Match
5IO3Bi-DirectionalGPIO; EXT_SLA_1Match
6IO4Bi-DirectionalGPIO with OE; EXT_SLA_2Match
7IO5Bi-DirectionalGPIO with OE; EXT_SLA_3; I2C_EXPAND_1Match
8SCLInputI2C serial clock inputMatch
9SDABi-DirectionalI2C serial data input/outputMatch
10IO6OutputGPO; I2C_EXPAND_2Match
11GNDGroundGroundMatch
12IO7OutputGPOMatch
13IO8Bi-DirectionalGPIO with OE; EXT_OSC2_INMatch
14VDD2Power InPower Supply 2; IO7–IO14 domain; VDD2 <= VDDMatch
15IO9Bi-DirectionalGPIO with OE; Vref1_OUT; I2C_EXPAND_3Match
16IO10Bi-DirectionalGPIO with OE; Vref0_OUT; EXT_OSC1_INMatch
17IO11Bi-DirectionalGPIO with OE; ACMP3L+ analog comparator inputMatch
18IO12Bi-DirectionalGPIO with OE; ACMP2L+ analog comparator inputMatch
19IO13Bi-DirectionalGPIO with OE; ACMP1H+ analog comparator inputMatch
20IO14Bi-DirectionalGPIO with OE; ACMP0H+ analog comparator inputMatch
Current pin grouping uses Power, Ground, Communication, and Digital I/O. Each physical pin appears once only, and the assignments are compatible with the datasheet. Dedicated SCL/SDA are grouped as Communication; IO6/IO7 are grouped under Digital I/O with Output pin type, which is acceptable.
Footprint Cross-Check
Observed footprint asset embedded in layout: SLG46826V.kicad_mod.

Table


Footprint itemCurrent footprintDatasheet / land-pattern referenceResult
Pad count20 SMD perimeter pads20-pin STQFNMatch
Body / fab outline2.0 mm x 3.0 mmSTQFN 20L 2 mm x 3 mmMatch
Pitch0.4 mm0.4 mmMatch
Main pad sizemostly 0.210 mm x 0.465 mmLand pattern extraction shows about 0.18 mm pad width and 0.45 mm length; package lead width tolerance is ±0.05 mmClose / acceptable from extracted data
Corner/special pad sizes0.210 mm x 0.390 mm and one 0.210 mm x 0.565 mm padLand-pattern extraction includes 0.375 mm and 0.550 mm dimensionsClose / acceptable from extracted data
Overall land spanapproximately 2.30 mm x 3.30 mm from pad extentsDatasheet land pattern extraction: 2.30 mm x 3.30 mmMatch
Pin 1 markerPresent near pad 1Required for orientationMatch
Exposed thermal padNone presentNo exposed pad identified in extracted STQFN package dataNo mismatch found
Mismatches / Issues Flagged
  1. Package or Case Code property is incorrect
    • Current value: TO
    • Datasheet value: STQFN 20L 2 mm x 3 mm x 0.55 mm, 0.4 mm pitch for SLG46826V
    • Recommended value: 20-TQFN if using Flux autocomplete, or a more specific editable value such as STQFN-20 2x3mm 0.4mm if allowed.
  2. Datasheet URL property is official but not direct
  3. Part Type is broad / non-normalized
    • Current value: Integrated Circuits
    • Flux property options use singular Integrated Circuit; datasheet-specific classification is programmable mixed-signal IC / GreenPAK.
    • This affects library search/classification more than electrical correctness.
Review Outcome
  • Symbol terminal count, pin numbering, names, pin types, and descriptions are consistent with the datasheet.
  • Footprint geometry appears consistent with the official STQFN-20 2 mm x 3 mm, 0.4 mm pitch package and land-pattern extraction.
  • Main corrective action recommended: fix the Package or Case Code metadata from TO to the proper STQFN/TQFN package classification.
  • Scope

  • Source Datasheet

  • Current Part Information in Flux

  • Key Datasheet Specs

  • Schematic Symbol / Terminal Cross-Check

  • Footprint Cross-Check

  • Mismatches / Issues Flagged

  • Review Outcome

Assets

SLG46826V

SLG46826V.kicad_modFootprint
SLG46826V-thumb.png

SLG46826V-thumb.png

SLG46826V-thumbThumbnail

SLG46826V

SLG46826V Symbol.svgDefault
SLG46826V

SLG46826V

SLG46826V.stp3D Model

SLG46826V

SLG46826V thumbnail
Programmable Mixed-Signal Matrix IC – Mixed-signal configurable IC with multiple-time programmable (MTP) non-volatile memory for implementing custom analog and digital functions. Operates from a 2.3 V to 5.5 V supply (VDD) with a secondary 1.71 V to 5.5 V supply (VDD2), and integrates 17 GPIOs, 4 analog comparators, 19 LUTs, 17 D-type flip-flops, 8 counter/delay blocks, 1 pattern generator, 16-stage pipe delay, temperature sensor, RC, low-frequency, and ring oscillators, and an I²C interface. Supports in-system programmability and is housed in a 20-pin STQFN (2 × 3 mm) package.

Properties

SLG46826V

Renesas

Integrated Circuits

IC

TO

parametric-v1

Pricing & Availability

DPN

Stock

Qty 1

1

111

$2.5054

1

1.7K

$1.82

2

2K

$1.6494–$1.7076

Controls