Embedded System Design Inquiry

flux

5:21

Thought for 4 sec

Thought for 4 sec

Thought for 4 sec

Thought for 3 sec

Read knowledge.

Search MIC5504-3.3YM5 datasheet input output capacitor requirements.

Search Littelfuse SMF6.0A datasheet VRWM VBR VC placement.

Search USBLC6-2SC6 datasheet placement capacitance mapping I/O pins.

Search CH340G datasheet crystal 12MHz load capacitors pull-up resistor USB D+ requirement.

Search AT88SC0104CA summary datasheet pinout VCC 0.1uF decoupling placement two-wire interface speed.

Search AT97SC3205T summary datasheet I2C pull-up reset LRESET decoupling placement guidance.

Thought for a moment

Below is a consolidated, datasheet- and application-note–driven to-do list with options, focused on correcting and finalizing every area of your design. Items cite the specific parts already in your project and what to check/change next.
USB-C receptacle, USB2.0 lines, and ESD/TVS
  • Connector placement and grounding
    • Place J1 at the board edge. Ensure shell pads are tied into the local ground with short connections and multiple stitching vias right next to the shell pads.
    • Confirm CC resistors: add 5.1 kΩ Rd from CC1/CC2 to GND (one per CC pin) near J1. If not present, add two Generic Resistor at 5.1 kΩ.
  • USB data-line protection and routing
    • Keep ESD arrays D1/D2 as close as possible to J1 D+ and D− pins with minimal trace length per USBLC6 datasheet (place immediately at the disturbance source).
      • Datasheet: USBLC6-2SC6 capacitance per line Ci/o–GND typ 2.5 pF (max 3.5 pF) and interline Ci/o–i/o typ 1.2 pF (max 1.7 pF). Keep traces short and symmetric.
    • Series resistors: If used, keep R6/R7 22–33 Ω close to the driver (U3) to damp ringing. If you observe eye/EMI issues, tune between 0–33 Ω.
    • Differential pair constraints: set net class for USB D+/D− to matched length, controlled spacing/impedance. Keep pair together, avoid stubs/acute angles, and keep away from splits in the return plane.
  • VBUS surge protection
    • Place D3 (SMF6.0A) next to J1:VBUS with a very short, fat trace to GND via(s).
    • Datasheet-verified parameters for SMF6.0A: VRWM 6.0 V; VBR 6.67 V min, 7.37 V max at IT=10 mA; VC 10.3 V at IPP=19.4 A (10/1000 µs). Target VRWM ~6 V for USB 5 V rails to avoid false triggering above 5.25 V.
  • Knowledge-base requirements to enforce
    • Use bidirectional, low-capacitance TVS on D+/D− (<1 pF/line typical for USB ESD parts).
    • Optionally include 1–10 Ω series resistance on data lines (already covered via R6/R7 choice).
    • Confirm VBUS net is flagged as externally powered (power flag) if ERC needs it.
CH340G (USB–UART) clocking and connections
  • Crystal/clock
    • U3 CH340G requires a 12 MHz crystal on XI–XO plus two load capacitors to GND. Choose C1=C2 per your crystal’s CL using C ≈ 2·(CL − Cstray). Typical values in the field: 18–27 pF (often 22 pF), but compute from the actual crystal spec.
    • Place the crystal and its caps tight to XI/XO, with short symmetric traces and a clean GND return (no vias if possible).
  • USB pull-up
    • Datasheet indicates an internal D+ pull-up; do not add an external 1.5 kΩ to D+ for CH340G (connect UD+/UD− directly to the bus through your protection network).
  • Decoupling
    • Add a 0.1 µF (X7R/X5R) right at U3 VCC/V3 pins; route power through the cap first, then into the pin.
LDO and power integrity
  • Regulator requirements (datasheet-backed)
    • U4 MIC5504-3.3YM5 requires CIN = 1 µF from IN→GND and COUT ≥ 1 µF from OUT→GND. Low-ESR ceramic (X7R/X5R) recommended; high-ESR can cause oscillation. Place both as close as possible to the pins with direct returns.
  • Thermal/derating
    • Check power dissipation: (VBUS − 3.3 V) × Iload. Ensure copper area under U4 to help heat-spread. Confirm dropout current/temperature margins per datasheet for your max load.
AT97SC3205T (TPM) I2C and reset
  • Pull-ups at 400 kHz (from summary datasheet)
    • U1 specifies “known good” values at 400 kHz: SM_DAT (SDA) 800 Ω and SM_CLK (SCL) 1.5 kΩ. These are much stronger than typical 4.7 kΩ defaults; use if you need 400 kHz with your bus capacitance.
    • Maintain ~50% duty cycle on SM_CLK to improve comms stability at 400 kHz.
  • Reset handling and timing
    • LRESET# is active-low. Keep low until 3.3 V is stable; minimum reset low time is 2 µs. If you use RC or supervisor, ensure proper power-up sequencing.
  • Decoupling and placement (summary datasheet is explicit)
    • For each VCC pin: add 2.2 nF–4.7 nF between that VCC pin and its nearest GND pin, placed <5 mm from the pin pair.
    • Add a 0.1 µF at the point where VCC traces join, placed <10 mm from U1, and ensure this 0.1 µF is the closest component to the TPM’s VCC node. Use X5R/X7R.
AT88SC0104CA (CryptoMemory) I2C and decoupling
  • Interface and supply
    • U2 supports 2.7–3.6 V supply and two-wire up to 1.0 MHz (summary datasheet). SDA is open-drain; ensure pull-up to 3.3 V (shared bus OK).
  • Decoupling
    • Place a 0.1 µF ceramic (X5R/X7R) at U2 VCC with shortest loop. If the environment is noisy, add a parallel 10 nF–1 nF right next to the 0.1 µF (your project property already reflects this).
I2C bus (shared between U1/U2 and header)
  • Pull-ups and bus loading
    • Enforce bus capacitance ≤ 400 pF (knowledge base). Default 4.7 kΩ pull-ups are fine for many cases; for the TPM at 400 kHz, the summary suggests 800 Ω (SDA) and 1.5 kΩ (SCL). Pick per your measured bus C and required rise time.
    • Ensure R3/R4 are wired P1 to line, P2 to 3V3, per knowledge base wiring rule.
  • Routing/return
    • Keep SDA/SCL away from USB pair to avoid injection. Maintain solid ground below these nets and avoid return plane splits.
2×12 header breakout (J2)
  • Power pins (no VBUS)
    • Keep four 3V3 and four GND reserved on J2. Provide multiple stitching vias at nearby GND pins for low-inductance probe return.
  • Signal labeling and access
    • Label each pin as “IC Pin Signal” on silkscreen: examples “U3 TXD”, “U3 RXD”, “U2 SDA”, “U2 SCL”, “U1 SM_DAT”, “U1 SM_CLK”, “U1 LRESET#”.
    • For strap/test pins on U1, insert 0 Ω (or solder jumpers) to 3V3/GND and route through the header so defaults can be overridden. Use R2 or additional 0 Ω parts as needed.
3.3 V LED indicator branch
  • Verify polarity and current
    • R1 in series with LED1 from 3V3 to GND. Confirm current: I ≈ (3.3 − Vf)/R. Adjust R for desired brightness/EMC.
  • Placement
    • Keep this branch off the USB pair’s immediate vicinity to avoid coupling.
Grounding and ESD return paths (layout-level)
  • Stitching vias and loop area
    • Add ground stitching vias adjacent to D1/D2 and D3 to minimize return loop inductance.
    • Maintain a continuous ground plane under USB pairs (no splits or voids under D+/D−). Do not route the pair over plane gaps.
BOM clean-up and ERC/DRC closure
  • Assign MPNs where generic
    • Ensure R6/R7 have real MPNs (e.g., 22–33 Ω, 0603, 1%).
    • If CC 5.1 kΩ parts are not yet placed, add two Generic Resistor with explicit 5.1 kΩ MPNs and place near J1.
  • Power source flags and net merging
    • Ensure VBUS power flag is present if ERC requires and that J1:VBUS, D1:VBUS, D2:VBUS, D3:1, and U4:VIN are the same net.
    • Confirm U4:VOUT pin type is Power Output and that it feeds 3V3 for U1/U2/U3.
  • Final checks
    • Re-run ERC/DRC. Resolve any “Missing Power” (power flags, pin types), “Manufacturer Part Number” (replace generics), clear USB pair constraints, and verify no airwires at the connector/ESD/LDO clusters.
Optional improvements and alternatives
  • USB VBUS TVS headroom
    • If you need stronger clamping than D3 in SOD-123FL, consider SMA/SMB 6 V-class TVS (e.g., SMAJ6.0A or SMBJ6.0A) for lower dynamic resistance at high pulse currents, space permitting.
  • CH340 variant simplification
    • If you want to eliminate the crystal, consider switching to CH340C (internal clock) later; for now with U3 CH340G, add a 12 MHz crystal + caps.
  • I2C pull-up optimization
    • If the shared bus is long or heavily loaded, start with 2.2 kΩ–3.3 kΩ and measure rise time; move toward the AT97 “known good” 800 Ω/1.5 kΩ only if needed for 400 kHz timing margins.
Would you like me to:
  • Add the missing CC 5.1 kΩ resistors to J1, insert the CH340G 12 MHz crystal and load capacitors next to U3, and assign MPNs to R6/R7? I can then re-run ERC/DRC and report what remains.
Add CC resistors
Pick USB series resistors
CH340G crystal parts
LDO cap selection
TPM pull-up values

Stopped due to an error

Sign up to send
  • Generic Inductor
    Generic Inductor
    A generic fixed inductor suitable for rapid circuit topology development. The footprint automatically adapts based on the selected package, supporting standard SMD sizes (e.g., 0402, 0603, 0805) as well as well-known inductor packages such as SDR1806, PA4320, SRN6028, and SRR1260. Standard inductor values: 1.0 nH, 10 nH, 100 nH, 1.0 µH, 10 µH, 100 µH, 1.0 mH 1.2 nH, 12 nH, 120 nH, 1.2 µH, 12 µH, 120 µH, 1.2 mH 1.5 nH, 15 nH, 150 nH, 1.5 µH, 15 µH, 150 µH, 1.5 mH 1.8 nH, 18 nH, 180 nH, 1.8 µH, 18 µH, 180 µH, 1.8 mH 2.2 nH, 22 nH, 220 nH, 2.2 µH, 22 µH, 220 µH, 2.2 mH 2.7 nH, 27 nH, 270 nH, 2.7 µH, 27 µH, 270 µH, 2.7 mH 3.3 nH, 33 nH, 330 nH, 3.3 µH, 33 µH, 330 µH, 3.3 mH 3.9 nH, 39 nH, 390 nH, 3.9 µH, 39 µH, 390 µH, 3.9 mH 4.7 nH, 47 nH, 470 nH, 4.7 µH, 47 µH, 470 µH, 4.7 mH 5.6 nH, 56 nH, 560 nH, 5.6 µH, 56 µH, 560 µH, 5.6 mH 6.8 nH, 68 nH, 680 nH, 6.8 µH, 68 µH, 680 µH, 6.8 mH 8.2 nH, 82 nH, 820 nH, 8.2 µH, 82 µH, 820 µH, 8.2 mH #generics #CommonPartsLibrary
    jharwinbarrozo
    16.0k
  • Generic Capacitor
    Generic Capacitor
    A generic fixed capacitor ideal for rapid circuit topology development. You can choose between polarized and non-polarized types, its symbol and the footprint will automatically adapt based on your selection. Supported options include standard SMD sizes for ceramic capacitors (e.g., 0402, 0603, 0805), SMD sizes for aluminum electrolytic capacitors, and through-hole footprints for polarized capacitors. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard capacitor values: 1.0pF, 10pF, 100pF, 1000pF, 0.01uF, 0.1uF, 1.0uF, 10uF, 100uF, 1000uF, 10000uF 1.1pF, 11pF, 110pF, 1100pF 1.2pF, 12pF, 120pF, 1200pF 1.3pF, 13pF, 130pF, 1300pF 1.5pF, 15pF, 150pF, 1500pF, 0.015uF, 0.15uF, 1.5uF, 15uF, 150uF, 1500uF 1.6pF, 16pF, 160pF, 1600pF 1.8pF, 18pF, 180pF, 1800pF 2.0pF, 20pF, 200pF, 2000pF 2.2pF, 22pF, 220pF, 2200pF, 0.022uF, 0.22uF, 2.2uF, 22uF, 220uF, 2200uF 2.4pF, 24pF, 240pF, 2400pF 2.7pF, 27pF, 270pF, 2700pF 3.0pF, 30pF, 300pF, 3000pF 3.3pF, 33pF, 330pF, 3300pF, 0.033uF, 0.33uF, 3.3uF, 33uF, 330uF, 3300uF 3.6pF, 36pF, 360pF, 3600pF 3.9pF, 39pF, 390pF, 3900pF 4.3pF, 43pF, 430pF, 4300pF 4.7pF, 47pF, 470pF, 4700pF, 0.047uF, 0.47uF, 4.7uF, 47uF, 470uF, 4700uF 5.1pF, 51pF, 510pF, 5100pF 5.6pF, 56pF, 560pF, 5600pF 6.2pF, 62pF, 620pF, 6200pF 6.8pF, 68pF, 680pF, 6800pF, 0.068uF, 0.68uF, 6.8uF, 68uF, 680uF, 6800uF 7.5pF, 75pF, 750pF, 7500pF 8.2pF, 82pF, 820pF, 8200pF 9.1pF, 91pF, 910pF, 9100pF #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Generic Resistor
    Generic Resistor
    A generic fixed resistor ideal for rapid circuit topology development. Its footprint automatically adapts based on the selected package case code—supporting 0402, 0603, 0805, 1203, and many other standard SMD packages, as well as axial horizontal and vertical configurations. Save precious design time by seamlessly add more information to this part (value, footprint, etc.) as it becomes available. Standard resistor values: 1.0 ohm, 10 ohm, 100 ohm, 1.0k ohm, 10k ohm, 100k ohm, 1.0M ohm 1.1 ohm, 11 ohm, 110 ohm, 1.1k ohm, 11k ohm, 110k ohm, 1.1M ohm 1.2 ohm, 12 ohm, 120 ohm, 1.2k ohm, 12k ohm, 120k ohm, 1.2M ohm 1.3 ohm, 13 ohm, 130 ohm, 1.3k ohm, 13k ohm, 130k ohm, 1.3M ohm 1.5 ohm, 15 ohm, 150 ohm, 1.5k ohm, 15k ohm, 150k ohm, 1.5M ohm 1.6 ohm, 16 ohm, 160 ohm, 1.6k ohm, 16k ohm, 160k ohm, 1.6M ohm 1.8 ohm, 18 ohm, 180 ohm, 1.8K ohm, 18k ohm, 180k ohm, 1.8M ohm 2.0 ohm, 20 ohm, 200 ohm, 2.0k ohm, 20k ohm, 200k ohm, 2.0M ohm 2.2 ohm, 22 ohm, 220 ohm, 2.2k ohm, 22k ohm, 220k ohm, 2.2M ohm 2.4 ohm, 24 ohm, 240 ohm, 2.4k ohm, 24k ohm, 240k ohm, 2.4M ohm 2.7 ohm, 27 ohm, 270 ohm, 2.7k ohm, 27k ohm, 270k ohm, 2.7M ohm 3.0 ohm, 30 ohm, 300 ohm, 3.0K ohm, 30K ohm, 300K ohm, 3.0M ohm 3.3 ohm, 33 ohm, 330 ohm, 3.3k ohm, 33k ohm, 330k ohm, 3.3M ohm 3.6 ohm, 36 ohm, 360 ohm, 3.6k ohm, 36k ohm, 360k ohm, 3.6M ohm 3.9 ohm, 39 ohm, 390 ohm, 3.9k ohm, 39k ohm, 390k ohm, 3.9M ohm 4.3 ohm, 43 ohm, 430 ohm, 4.3k ohm, 43K ohm, 430K ohm, 4.3M ohm 4.7 ohm, 47 ohm, 470 ohm, 4.7k ohm, 47k ohm, 470k ohm, 4.7M ohm 5.1 ohm, 51 ohm, 510 ohm, 5.1k ohm, 51k ohm, 510k ohm, 5.1M ohm 5.6 ohm, 56 ohm, 560 ohm, 5.6k ohm, 56k ohm, 560k ohm, 5.6M ohm 6.2 ohm, 62 ohm, 620 ohm, 6.2k ohm, 62K ohm, 620K ohm, 6.2M ohm 6.8 ohm, 68 ohm, 680 ohm, 6.8k ohm, 68k ohm, 680k ohm, 6.8M ohm 7.5 ohm, 75 ohm, 750 ohm, 7.5k ohm, 75k ohm, 750k ohm, 7.5M ohm 8.2 ohm, 82 ohm, 820 ohm, 8.2k ohm, 82k ohm, 820k ohm, 8.2M ohm 9.1 ohm, 91 ohm, 910 ohm, 9.1k ohm, 91k ohm, 910k ohm, 9.1M ohm #generics #CommonPartsLibrary
    jharwinbarrozo
    1.5M
  • Ground
    Ground
    A common return path for electric current. Commonly known as ground.
    jharwinbarrozo
    20.5M
  • Terminal
    Terminal
    An electrical connector acting as reusable interface to a conductor and creating a point where external circuits can be connected.
    natarius
  • Net Portal
    Net Portal
    Wirelessly connects nets on schematic. Used to organize schematics and separate functional blocks. To wirelessly connect net portals, give them same designator. #portal
    jharwinbarrozo
    43.0M
  • RMCF0805JT47K0
    RMCF0805JT47K0
    General Purpose Thick Film Standard Power and High-Power Chip Resistor 47 kOhms ±5% 0.125W, 1/8W Chip Resistor 0805 (2012 Metric) Automotive AEC-Q200 Thick Film Features: - RMCF – standard power ratings - RMCP – high power ratings - Nickel barrier terminations standard - Power derating from 100% at 70ºC to zero at +155ºC - RoHS compliant, REACH compliant, and halogen free - AEC-Q200 compliant
    jharwinbarrozo
    1.2M
  • 875105359001
    875105359001
    10 µF 16 V Aluminum - Polymer Capacitors Radial, Can - SMD 30mOhm 2000 Hrs @ 105°C #commonpartslibrary #capacitor #aluminumpolymer #radialcan
    jharwinbarrozo
    1.2M
  • CTL1206FYW1T
    CTL1206FYW1T
    Yellow 595nm LED Indication - Discrete 1.7V 1206 (3216 Metric)
    jharwinbarrozo
    1.1M
  • 1070TR
    1070TR
    Battery Holder (Open) Coin, 20.0mm 1 Cell SMD (SMT) Tab bate or batt #forLedBlink
    jharwinbarrozo
    700.5k

Authentication Device - TPM

Authentication Device - TPM thumbnail
Revised PCB Layout with Updated USB, CH340G, and AT88SC0104CA Placement and Clean ERC/DRC

Properties

Package: 8-lead TSSOP (AT88SC0104CA-TH-T). I2C/TWI pins: Pin 3 = SDA/IO (open-drain serial data), Pin 6 = SCL/CLK (serial clock input), Pin 1 = GND, Pin 8 = VCC (2.7 V to 3.6 V). Pins 2,4,5,7 = NC (leave unconnected). Two-wire bus: up to 1 MHz; SDA requires pull-up to VCC; device shares common SDA/SCL bus with AT97SC3205T. Decoupling: place 0.1 µF (100 nF) low-ESR ceramic capacitor from VCC to GND within ~6 mm of the VCC pin, routing supply through the capacitor first, then into the device pin. For noisy environments, add an additional high-frequency bypass capacitor (0.01 µF–0.001 µF) in parallel with the 0.1 µF, placed adjacent to the primary capacitor. Keep return path short and on a solid ground reference plane.

Pads bounding box for USB4105-GF-A-060 connector J1 is defined by its pad set; explicit coordinates are not available from the current layout context, only pad membership.

[]

Standard 4 Layer

Power

Updated after latest DRC run on 4-layer stackup: No violations on minimum clearance, trace width, or annular ring. USB high-speed nets (USB_DP, USB_DN) meet spacing and differential-pair geometry within defined USB net class; no acute-angle stubs. Return paths for USB, I2C, TVS, and LDO sections are continuous on the GND plane with short via returns near J1, D1/D2, D3, and U4. LDO input/output decoupling (C1–C3, C4/C6/C7) is placed within recommended distance and has direct ground via access—no remaining DRC flags for spacing or unconnected copper in these areas.

Power

USB

Diagram



  
    
  
  
    
  























SDA/SCL

SDA/SCL

CC1

CC2

VBUS

D+

D-













"3.3V"
"AT97SC3205T"
"AT88SC0104CA"
"I2C Bus"
"VBUS (USB node_5V)"
"USB4105GF A060"
"5.1k CC PD"
"5.1k CC PD"
"SMF6.0A"
"CH340G"
"USBLC6 node_2SC6"
"USBLC6 node_2SC6"
"GND"

Updated after latest ERC run: No remaining open power-input or unconnected-pin ERC errors. Previous issues on USB4105-GF-A-060 (J1), USBLC6-2SC6 (D1, D2), AT97SC3205T-X3A1C-20 (U1), and AT88SC0104CA-TH-T (U2) are now resolved by properly tying all power and reference pins to 3V3/GND and confirming TVS reference to the local ground plane. All I2C (SDA/SCL) and USB (DP/DN, VBUS, GND, CC) nets pass connectivity checks with no floating nodes or unintended shorts.

USB

USB

I2C

Power

I2C

[]

2026-02-04T00:00:00Z

Pricing & Availability

Distributor

Qty 1

Arrow

$0.32–$2.56

Digi-Key

$0.91–$3.38

LCSC

$2.06–$3.10

Mouser

$4.15–$4.35

TME

$3.64

Verical

$1.03–$11.04

Controls