Smart Espresso Scale

Created a project doc

Layout Verification Notes — Smart Espresso Scale

View Document

Board set to compact 50 x 80 mm rounded rectangle. Stackup set to Standard 4 Layer.
Completed the PCB layout pass: the board is 50 × 80 mm, 4-layer, placed with the ESP32 antenna intentionally overhanging the top edge, and fully routed with no airwires/overlap/dangling/invalid-layer errors remaining.
Open items:
  • U1 still reports a body-over-edge warning; this is intentional for the ESP32 antenna keepout.
  • BOM still needs final MPNs for generic resistors/capacitors, L3 inductor, and J4 header; TP1–TP4 were excluded from BOM/PnP.
  • Routing used 0.1 mm traces to enter fine-pitch parts, so power paths should be widened/poured before manufacturing.
I documented the verification details in Layout Verification Notes.
Suggested next steps:
  1. Select final passive/inductor/header MPNs.
  2. Widen/pour VBUS, BAT, SYS, REG_IN, and 3V3 power paths.
  3. Verify antenna keepout visually/mechanically.
  4. Export Gerbers/BOM/PnP once BOM MPNs are finalized.
Finalize BOM and power
Select final MPNs
Widen power paths
Verify RF keepout
Run manufacture export
J1
U4
U3
J5
U1
R5
Resistance
2.94kΩ
R10
Resistance
10kΩ
R15
Resistance
10kΩ
R16
Resistance
10kΩ
R21
Resistance
330kΩ
R1
Resistance
5.1kΩ
R8
Resistance
1.5kΩ
R7
Resistance
46.4kΩ
R20
Resistance
1MΩ
R14
Resistance
4.7kΩ
R2
Resistance
5.1kΩ
R9
Resistance
10kΩ
R6
Resistance
10kΩ
R19
Resistance
100Ω
R17
Resistance
10Ω
R4
Resistance
3.57kΩ
R13
Resistance
4.7kΩ
R12
Resistance
10kΩ
R11
Resistance
10kΩ
R18
Resistance
100Ω
R3
Resistance
3.09kΩ
C16
Capacitance
100nF
TP4
C10
Capacitance
1uF
J4
C7
Capacitance
10uF
C1
Capacitance
10uF
C2
Capacitance
10uF
C8
Capacitance
10uF
TP3
C4
Capacitance
10uF
C3
Capacitance
22uF
TP1
TP2
C9
Capacitance
100nF
C12
Capacitance
10uF
C13
Capacitance
100nF
C6
Capacitance
10uF
C14
Capacitance
10nF
C11
Capacitance
10uF
C15
Capacitance
100nF
C5
Capacitance
100nF
C17
Capacitance
10uF
J3
F1
J2
SW1
D2
SW2
D3
SW5
L3
Inductance
1.5uH
D1
SW3
SW4
U2

Refine this doc
Ask about this doc
Board Bring-Up Plan — Smart Espresso Scale
Prerequisites
  • Multimeter, current-limited USB supply, oscilloscope if available, USB-UART adapter, known calibration mass, protected 1S LiPo.
  • Firmware: see Firmware Starter.
  • Start with no battery connected and no load cell attached.
1. Visual Inspection
  • Verify USB-C, BQ24074, TPS63031, ESP32-C3, HX711, TVS/LED polarity, and JST/header orientation.
  • Check solder bridges around U3 VQFN and U4 VSON packages.
  • Confirm load-cell connector pinout: J3 pin 1=E+, pin 2=E-/GND, pin 3=A+, pin 4=A-.
2. Power Rail Verification

Table


RailSourceExpectedMeasure AtCurrent LimitPass Criteria
VBUS_RAWUSB-C J15.0VJ1/F1 input100mA first power4.75–5.25V, no shorts.
VBUSF1 output5.0V minus fuse dropU3 IN / C1100mA first powerStable input to charger.
BATJ2 / U3 BAT3.0–4.2VTP3 / J2 pin 1Battery protectedNo reverse polarity.
SYSU3 OUTBattery or power-path outputC3 / SW3 C300mA initialPresent when USB or battery is attached.
REG_INSW3 outputSYS when switch onU4 VIN300mA initialSwitch controls regulator input.
3V3U4 VOUT3.3VTP1300mA initial3.20–3.40V, low ripple.
HX711_AVDD_EPLUSR17 outputnear 3.3VJ3 pin 1 / U2 AVDDn/aDrop across R17 acceptable with load cell.
Procedure:
  1. With power off, measure resistance from 3V3, BAT, SYS, VBUS to GND.
  2. Apply current-limited USB 5V; verify VBUS and U3 status.
  3. Attach protected LiPo; verify BAT polarity and charger behavior.
  4. Turn SW3 on; verify 3V3 at TP1 before installing/using firmware.
3. Critical Signal Verification

Table


SignalExpected StateMeasure AtNotes
ESP_ENHigh after RC delayU1 EN / J5 RSTReset button pulls low.
ESP_BOOT_GPIO9High normallyU1 IO9 / J5 SCKBOOT button pulls low.
ESP_STRAP_GPIO2HighU1 IO2Pull-up added.
ESP_STRAP_GPIO8HighU1 IO8Pull-up added.
HX711_DOUTPulses/ready lowTP4Data-ready signal.
HX711_SCKLow idleU2 PD_SCKHigh >60us powers HX711 down.
4. Connector and Interface Tests

Table


ConnectorPins to VerifyTest Method
J1 USB-CVBUS/GND/CC1/CC2Confirm 5.1k CC pull-downs to GND.
J2 BatteryBAT/GNDConfirm polarity before pack insertion.
J3 Load cellE+, E-, A+, A-Continuity and pinout check with load cell cable.
J4 OLED3V3, GND, SDA, SCLI2C scanner / OLED init.
J5 Programming3V3, GND, UART TX/RX, EN, BOOTFlash firmware and monitor serial output.
5. Programming and Debug
  1. Connect USB-UART adapter to J5: adapter TX -> UART_RXD, adapter RX -> UART_TXD, GND -> GND.
  2. Hold BOOT, tap RESET/EN, release BOOT.
  3. Flash using PlatformIO.
  4. Verify serial monitor at 115200 baud.
6. Functional Validation

Table


TestExpected OutputPass Criteria
OLED startupTitle/weight/timer/VBAT shownDisplay updates without flicker reset.
HX711 no-loadStable near zero after tareLow drift after warmup.
Calibration massWeight matches mass after calibrationWithin target accuracy after calibration.
Tare buttonZeroes displayed weightWorks repeatedly.
Mode buttonToggles timerTimer starts/stops.
Battery ADCReports VBATWithin ~5–10% before calibration.
Charging LEDOn during charge, off/Hi-Z when doneMatches BQ24074 behavior.
Open Items
  • Confirm chosen OLED module is 3.3V compatible.
  • Validate charge current and thermals with actual battery capacity.
  • Validate HX711 noise with WiFi/BLE enabled vs disabled.
  • Add enclosure-level splash protection for espresso use.
  • Prerequisites

  • 1. Visual Inspection

  • 2. Power Rail Verification

  • 3. Critical Signal Verification

  • 4. Connector and Interface Tests

  • 5. Programming and Debug

  • 6. Functional Validation

  • Open Items

Smart Espresso Scale thumbnail
Battery-powered smart espresso scale with BLE/WiFi-capable MCU, load-cell measurement, OLED interface, USB-C charging, and debug/programming access.

Properties

Pricing & Availability

Distributor

Qty 1

Arrow

$3.20–$5.31

Digi-Key

$0.84

HQonline

$5.73–$5.76

LCSC

$8.06–$8.27

Mouser

$12.87–$13.09

TME

$6.86–$6.98

Verical

$4.96–$15.92

Controls