Temperature and Humidity Sensor Node Design
Perfecto. Ahora continúa con la fase de PCB layout profesional siguiendo estas reglas críticas:
-
Coloca el ESP32-C3-MINI-1 con la antena completamente en el borde de la PCB y crea un keepout sin cobre ni planos debajo de la antena en todas las capas.
-
Prioriza tamaño compacto pero manteniendo buenas prácticas EMC/EMI y separación de señales sensibles.
-
Coloca el TPS62840 y todos sus componentes pasivos exactamente según el layout recomendado del datasheet para minimizar ruido y ripple.
-
Mantén las pistas del buck regulator cortas y anchas, especialmente SW, VIN y GND.
-
Usa plano de tierra sólido en toda la PCB y vias stitching alrededor del módulo ESP32 y sección de potencia.
-
Separa físicamente:
- USB/5V input
- Buck converter
- RF antenna zone
- Sensor I2C section
-
Coloca el SHT41 lejos del regulador y del ESP32 para evitar calentamiento y lecturas falsas.
-
Añade:
- Test points para 5V, 3V3, GND, EN, GPIO9/BOOT y SDA/SCL
- LEDs de power y status
- Botones RESET y BOOT
-
Usa ancho de pista adecuado:
- Power traces ≥ 0.5 mm
- Señales normales 0.2–0.25 mm
-
Optimiza para fabricación en JLCPCB:
- Componentes LCSC
- Preferencia SMT assembly
- Revisar DFM y DRC completos
- Después del routing:
- Ejecuta DRC/ERC final
- Verifica impedancias USB D+/D-
- Genera Gerbers, BOM y CPL
- Genera renders 3D
- Crea una revisión técnica completa del diseño indicando posibles riesgos eléctricos, térmicos y RF.
Finalmente, prepara el firmware para:
- WiFi provisioning
- MQTT configurable
- Deep sleep
- OTA updates
- Lectura periódica del SHT41
- Publicación JSON por MQTT
- Portal web local de configuración
Haz el diseño con calidad industrial y listo para producción.
Thought for 4 sec
Voy a avanzar a layout profesional: primero revisaré esquema y PCB actual, luego definiré tamaño/stackup/reglas, colocaré componentes con restricciones RF/potencia, enrutaré, pasaré DRC/DFM y dejaré documentación y firmware base listos.
Worked for 36 sec
Processing was stopped.
Here's a summary of what I was working on:
Verifying GPIO settings
I’m looking into I/O options and see we have several available pins. I need buttons for RESET and BOOT. It seems like GPIO9 is usually used for boot, but I want to double-check since the ESP32-C3 uses GPIO9 for download mode. Wait, I think that pin is meant to be pulled low during reset. The existing pull-up on GPIO2 might be wrong, so I should look at the datasheet to clarify the boot strap and EN button requirements.
PCB 50x35 4 capas
Añadir extras
PCB 2 capas económica
Revisar ERC/DRC
Guardar requisitos
Refine this doc
Ask about this doc
Power Analysis
Loads
Table
| Rail | Load | Sleep | Typical | Peak |
|---|---|---|---|---|
| 3.3 V | ESP32-C3-MINI-1-N4 | 5 uA deep sleep | 13-28 mA modem sleep, 82-84 mA Wi-Fi RX | 350 mA Wi-Fi TX at 802.11b / 340 mA BLE TX high power |
| 3.3 V | SHT41-AD1B-R2 | 0.08 uA idle typ | 2.2 uA average at 1 meas/s high repeatability | 500 uA measuring, heater disabled |
| 3.3 V | Indicator LED | 0 mA | 1-2 mA when on | 2 mA |
| 3.3 V | Pull-ups/dividers/leakage | ~10 uA | <1 mA | <1 mA |
Rail totals
3.3 V design peak is approximately 354 mA active RF + sensor + status LED. The ESP32-C3 datasheet also requires the external supply be capable of delivering at least 0.5 A, so the 3.3 V rail is sized to 500 mA minimum.
Regulator choice
A linear regulator from 5 V to 3.3 V at 0.5 A would dissipate (5 V - 3.3 V) x 0.5 A = 0.85 W, above the 0.4 W threshold for small-package LDOs. The design therefore uses a TPS62840 750 mA buck regulator with 4.7 uF input, 2.2 uH inductor, 10 uF output, and 52.3 kΩ VSET resistor for 3.3 V.
Input current and protection sizing
Assuming 85% buck efficiency at the 3.3 V 0.5 A design point:
Input current = (3.3 V x 0.5 A) / (5 V x 0.85) = 0.388 A.
The USB-C connector is rated 5 A collectively on VBUS pins. The TPS25940 eFuse is configured as the protected 5 V path with UVLO about 4.3 V, OVP about 6.0 V, and current limit around the low end of its range to keep the node compatible with default-current USB-C/USB hosts while still allowing ESP32 RF peaks. USB-C current advertisement is not actively measured in this first schematic, so firmware should avoid sustained high-current accessories unless a higher-current source is known.
Protection functions
- USB-C CC1/CC2 each use independent 5.1 kΩ Rd pull-downs for sink-only 5 V default power.
- TPS25940 provides programmable UVLO, OVP, OCP/current limiting, and true reverse-current blocking.
- SMF5.0A protects VBUS against ESD/surge transients.
- USBLC6-2SC6 protects USB D+/D- lines.
Loads
Rail totals
Regulator choice
Input current and protection sizing
Protection functions
