ESP32 Sensor and Control Schematic
0:00
Work done
- Applied the required explicit per-net trace-width rules: 12V and HEATER_12V_SW at 2.0mm, GND at 1.0mm with Bottom preference, 3V3/5V at 0.8mm, and remaining named signal/control nets at 0.3mm.
- Reconfirmed the PCB is on a 120mm × 100mm, Standard 2-layer stackup.
- Reworked placement once to improve separation and keep the high-current zone on the right; relay/J1/J2 remain intended for the right-side power/heater area.
- Fixed the Layers with Multiple Fills issue by limiting unintended sublayout fill participation; latest review shows that category is now clean.
- ✅ Net-specific trace-width rules applied and verified for the listed power/signal nets.
- ✅ Bottom-layer GND fill conflict improved: Layers with Multiple Fills is now clean.
- ❌ Routing is not complete: latest review still reports 24 airwires.
- ❌ DRC is not clean: latest review still reports 15 overlapping copper errors and 24 airwire errors.
- ❌ Final fabrication-ready state could not be confirmed: not at 0 airwires / 0 DRC errors.
- Continue with the fix-verify loop: resolve the remaining U5/TFT and 46116ccf copper overlaps, then route all nets in phases — high-current 12V/heater first, then 5V/3V3/GND, then SPI/control/sensor signals — and rerun DRC until clean.
Ready to work
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.