USB4 PCIe Bringup

Thought for 13 mins 22 sec
Thought for 11 sec — Verifying report details
Reading USB PD VBUS Fix's report…
Thought for 16 sec — Reviewing executor instructions
4/4 Verify ERC, power architecture, and remaining blockers

Inspect J4 and determine its required interface/connectivity

Select and implement safe USB-PD sink and protected VBUS sensing

Complete J4 support circuitry and connectivity

Verify ERC, power architecture, and remaining blockers

Accessed knowledge for the next task.
Thought for 19 sec
Thought for 8 sec
Awaiting 1 background task
Received notification from "USB PD Board Verification" that it finished — picking the work back up.

flux

The independent review caught several unsafe issues in the first implementation, so I’m correcting them before closing: overvoltage on U3 EN/UVLO, TPS65987D dead-battery boot strapping, unsuitable TVS selection, and the connector’s 20 Gbps limitation.
Thought for 25 mins 43 sec
Thought for 27 sec — Addressing safety issues
Steering USB PD VBUS Fix…
Thought for 9 sec
Awaiting 1 background task
Thought for 14 sec
Awaiting 1 background task
Received notification from "USB PD VBUS Fix" that it finished — picking the work back up.

flux

Work is paused because no ACUs are currently available, so I could not retrieve or verify the executor’s final correction report.
Completed before the pause: J4 connectivity, a TPS65987D-based PD block, protected ASM VBUS sensing, a 100 × 80 mm board resize, and an independent safety review. Still requiring confirmation are the corrected U3 EN/UVLO network, TPS65987D dead-battery boot, PD-rated TVS, true 40 Gbps J4 replacement, ≥4 A SSD switch, duplicate U10 removal, and M.2 keepout.
Recheck remaining PD fixes
Inspect power safety
Audit high-speed USB path
Review layout constraints
Sign up to send

Files

Pins

Symbol

Layout

Preview

USB-C / Power / ASM Cleanup Validation
Date: 2026-07-08
Work completed
  • Restored ASM2464PDX power rail grouping after stale net-portal cleanup:
    • U1 VCCH and VCCA33 balls are on 3V3_LOGIC.
    • U1 VCCL balls are on 1V9.
    • U1 VDD balls are on 1V05.
  • Restored USB-C CC architecture for Option A:
    • J1 CC1, U1 CC1, and D10 CC ESD pin are on USB_C_CC1.
    • J1 CC2, U1 CC2, and D10 CC ESD pin are on USB_C_CC2.
  • Restored 5 V bus-power input path:
    • J1 VBUS pins, D11 VBUS protection, U3 IN, U3 EN/UVLO, and U1 VBUS are on VBUS_RAW.
  • Updated stale component role notes:
    • J1 now describes the ASM2464PDX-owned internal CC / 5 V bus-powered architecture.
    • U3 now describes the fixed-5 V VBUS_RAW eFuse role.
  • Reverted an unintended PCB placement-agent action that moved board components while trying to arrange the schematic. The revert target was commit #400cbaa5, preserving the schematic net fixes while undoing the PCB placement changes.
  • Fixed cleanup-caused 1.9 V regulator single-pin nets:
    • Connected L3 P2, C12 P1, and U6 VOS_2 to 1V9.
    • Removed unused orphan placeholder resistor R10.
Validation results
ERC
After the cleanup fixes, the single-pin-net warnings caused by the cleanup were cleared. Remaining ERC warnings are floating pins on the M.2 connector J2 plus two net-portal helper labels for PCIe lane 1:
  • J2 floating pins: 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 56, 58, 67, 68, 69, 75.
  • Floating net-portal helper labels:
    • U1 PTXN1 - J2 29:P1
    • U1 PTXP1 - J2 31:P1
These should be reviewed against the exact M.2 connector symbol/pin definitions before suppressing or marking no-connect.
DRC
The DRC run still reports many airwires, including expected unrouted connections on the newly restored CC/VBUS/power nets and existing unrouted high-speed/power/GND nets. I did not autoroute or move PCB components in this cleanup pass because the user request was schematic-focused and the accidental PCB placement operation was reverted.
Open items
  • True schematic-only visual arrangement was not completed because the available placement tool acted on the PCB layout rather than the schematic canvas. A safe schematic-only arrange tool/manual schematic move pass is still needed.
  • Review J2 floating pins against the exact M.2 M-key pinout and mark true reserved/unused pins as no-connect only after confirmation.
  • Reconcile the remaining VBUS_PROT_9V net name/power-tree assumptions with the selected fixed-5 V Option A architecture.
  • Complete the ASM2464PDX support-circuit fixes still outstanding from the PDF review: 25 MHz crystal selection/final wiring and 12.1 kΩ REXT.
  • PCB routing/layout validation remains open because many airwires are still present.

  • Work completed

  • Validation results

  • ERC

  • DRC

  • Open items