Project Wire Routing Help

flux

No — those parts are not supposed to have unconnected ends.
They should be connected like this:
  • L1
    • One side: BUCK_SW
    • Other side: 3V3 / buck output
  • C7, C8, C11
    • One side: 3V3
    • Other side: GND
  • R3
    • One side: 3V3
    • Other side: ESP_EN
  • R4
    • One side: 3V3
    • Other side: ESP_BOOT
  • R6
    • One side: 3V3
    • Other side: TANK_FLOAT_NO
  • R7
    • One side: 3V3
    • Other side: AUX_INPUT
  • R12
    • One side: 3V3
    • Other side: I2C_SCL
  • R13
    • One side: 3V3
    • Other side: FLOW_PULSE
Right now, the schematic data shows only one side connected for most of those parts. That means they likely need to be fixed before routing. I can reconnect those missing ends to the correct nets in one pass.
J

jasonmcbrayer

Yes, reconnect those missing ends to the correct nets.

flux

I’ll reconnect those missing passive ends to 3V3 and the buck output now, then verify the same parts again.

flux

Done — I reconnected the missing ends.
Fixed connections:
  • L1 P2 → 3V3
  • C7/C8/C11 P1 → 3V3
  • R3/R4/R6/R7/R12/R13 P1 → 3V3
Verified:
  • C7, C8, C11 now go between 3V3 and GND
  • L1 now goes between BUCK_SW and 3V3
  • The listed pull-up resistors now go between 3V3 and their signal nets
There are still other schematic warnings unrelated to that exact list, including U1:3V3, OLED1:3V3, U2:FB, and R5:P1, so the schematic still needs another cleanup pass before routing/manufacturing.
Fix remaining warnings
Explain warnings
Run full review
Fix schematic first
Check buck circuit
Sign up to send

Files

Schematic

Layout

Preview

OLED1
J6
U3
U1
Manufacturer Part Number
ESP32-S3-WROOM-1-N16R8
R5
Resistance
4.7 kΩ
R13
Resistance
10 kΩ
R10
Resistance
5.1 kΩ
R4
Resistance
10 kΩ
R7
Resistance
10 kΩ
R9
Resistance
100 kΩ
R3
Resistance
10 kΩ
R6
Resistance
10 kΩ
R11
Resistance
5.1 kΩ
R8
Resistance
100 Ω
R12
Resistance
4.7 kΩ
J2
C11
Capacitance
100 nF
C8
Capacitance
22 µF
C7
Capacitance
22 µF
D8
C10
Capacitance
100 nF
SW5
J5
D10
SW2
J4
D11
C6
Capacitance
10 µF
SW1
SW3
C12
Capacitance
100 nF
J1
SW4
J3
D9
D12
U2
L1
Inductance
3.9 µH
DRC Copper/Trace Cleanup Report
Latest cleanup status
Stale pre-route trace cleanup was performed after component placement.
Removed:
  • Trace 05ff stale route segments
  • Trace 996c stale route segments
  • Orphan vias associated with those stale route groups
After cleanup, the focused dangling/floating-copper checks no longer report the large stale-trace groups.
Remaining copper issues before routing
Latest focused review still reports 5 overlapping-copper errors. These are no longer dangling/floating stale route segments; they are pad/footprint-level overlaps associated with existing component footprints/pads:
  • 3V3 overlap inside the OLED-related footprint/pad group
  • GND overlap inside the OLED-related footprint/pad group
  • PWR/GND overlaps inside the contactor/FET-driver-related footprint/pad group
These should be investigated as footprint/pad definitions or same-net copper overlap before routing. They are separate from normal airwires/unrouted nets.
Before routing:
  1. Inspect/fix the 5 remaining pad/footprint copper overlaps.
  2. Correct L1 package and power-supply capacitor packages from the BOM optimization notes.
  3. Re-run DRC.
  4. Route only after these items are resolved.

  • Latest cleanup status

  • Remaining copper issues before routing

  • Recommended next action