LED Blinker Circuit Design

  • Connected J3:Pin_1, J4:Pin_1 to ^GND
  • Connected J3:Pin_2 to ^3V3
  • Connected J3:Pin_3, U1:PA0_WKUP to ^PA0
  • Connected J3:Pin_4, U1:PA1 to ^PA1
  • Connected J3:Pin_5, U1:PA2 to ^PA2
  • Connected J3:Pin_6, U1:PA3 to ^PA3
  • Connected J3:Pin_7, U1:PA4 to ^PA4
  • Connected J3:Pin_8, U1:PA5 to ^PA5
  • Connected J3:Pin_9, U1:PA6 to ^PA6
  • Connected J3:Pin_10, U1:PA7 to ^PA7
  • Connected J4:Pin_2 to ^VBUS
  • Connected J4:Pin_3, U1:PB0 to ^PB0
  • Connected J4:Pin_4, U1:PB1 to ^PB1
  • Connected J4:Pin_5, U1:PB10 to ^PB10
  • Connected J4:Pin_6, U1:PB11 to ^PB11
  • Connected J4:Pin_7, U1:PA9 to ^PA9
  • Connected J4:Pin_8, U1:PA10 to ^PA10
  • Connected J4:Pin_9 to ^NRST
  • Connected J4:Pin_10 to ^BOOT0
nets { net NRST = SW1:P1, J4:Pin_9, U1:NRST, J2:06, C10:P1, R6:P2; net GND = U1 VSS - C3 P2:GND, J3 Pin_1 - J4 Pin_1:GND, J4:Pin_1, J3:Pin_1, J1 SHELL_GND - R1 P2:GND, C2:P2, C10:P2, C9:P2, R1:P2, J2 05 - SW1 P3:GND, J2:05, J2:03, C6:P2, C1:P2, C4:P2, U1 VSS - U2 VSS:GND, U2:VSS, SW1:P3, C5:P2, C12:P2, C3:P2, U1:47, U1:VSSA, U1:35, U1:23, LED1:K, D1:GND, J2 05 - R8 P2:GND, R8:P2, C11:P2, C13:P2, C8:P2, R2:P2, C7:P2; net VBUS = J4:Pin_2, C2:P1, D1:VBUS, U2:VIN, U2:CE, C1:P1; net 3V3 = U1:VBAT, U1:24, U1:36, U1:48, U1:VDDA, J3:Pin_2, C9:P1, R7:P1, C13:P1, J2:01, R5:P1, U2:VOUT, C6:P1, C3:P1, R6:P1, C5:P1, C7:P1, C4:P1, SW2:P3, C8:P1; net USER_LED = U1:PC13_TAMPER_RTC, R9:P1; net SWCLK = R8:P1, J2:04; net BOOT0 = R5:P2, J4:Pin_10, U1:BOOT0, SW2:P1; net SWDIO = R7:P2, J2:02; net PA0 = J3:Pin_3, U1:PA0_WKUP; net PA1 = J3:Pin_4, U1:PA1; net PA2 = J3:Pin_5, U1:PA2; net PA3 = J3:Pin_6, U1:PA3; net PA4 = J3:Pin_7, U1:PA4; net PA5 = J3:Pin_8, U1:PA5; net PA6 = J3:Pin_9, U1:PA6; net PA7 = J3:Pin_10, U1:PA7; net PB0 = J4:Pin_3, U1:PB0; net PB1 = J4:Pin_4, U1:PB1; net PB10 = J4:Pin_5, U1:PB10; net PB11 = J4:Pin_6, U1:PB11; net PA9 = J4:Pin_7, U1:PA9; net PA10 = J4:Pin_8, U1:PA10; }

Task completed.

2:07

Running 5 design checks.
Work done
  • 新增两组 SMT 板边排针:J3J4,均采用 Samtec 1x10 / 1.27 mm 表贴排针,适合作为量产型 MCU 接口引出
  • 完成引出分组连接:
    • J3 引出 GND、3V3、PA0-PA7
    • J4 引出 GND、VBUS、PB0、PB1、PB10、PB11、PA9、PA10、NRST、BOOT0
  • 保留并未改动核心功能链路:J1 USB 供电、J2 SWD 调试、SW1 复位、SW2 BOOT0 控制仍然存在且保持原网络
  • 对更新后的原理图与布局进行了检查:新排针都已有封装,且已经加入实时网络;布局侧已为 J3 / J4 准备板边放置
Success criteria review
  • ✅ 已将常用 MCU 接口通过 SMT-compatible 排针引出,覆盖 GPIO、电源与控制信号
  • ✅ USB 供电、SWD、Reset、BOOT0 原有功能网络均被保留,没有被替换或断开
  • ✅ 新增连接器均为 SMT 器件并带有效封装,满足生产导向的器件选择方向
  • ❌ PCB 仍有大量 airwires,且 ui-place 对新连接器提出了方向确认要求,所以布局与走线还未完成到可投产状态
Next steps 下一步应由你在布局中确认 J3J4 的朝向并完成板边放置,然后继续布线并清除 airwires。如果你愿意,我下一步可以继续帮你做 引出接口丝印/引脚定义整理,并给出一份建议的左右两侧排针 pinout 表。
Fix any review issues
Use 1.27mm headers
Expose common signals
J1 SHELL_GND - R1 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
J1 SHELL_GND - R1 P2
J2 05 - SW1 P3
J3 Pin_1 - J4 Pin_1
J2 05 - SW1 P3
J2 05 - R8 P2
J1 SHELL_GND - R1 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
J1 SHELL_GND - R1 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
U1 VSS - C3 P2
J3 Pin_1 - J4 Pin_1
J2 05 - SW1 P3
U1 VSS - U2 VSS
U1 VSS - C3 P2
J1 SHELL_GND - R1 P2
U1 VSS - C3 P2
J3 Pin_4 - U1 PA1
J3 Pin_5 - U1 PA2
U1 PD1_OSC_OUT - Y1 GND
U1 VDDA - C3 P1
J4 Pin_6 - U1 PB11
J1 DN1 - J1 DN2
R9 P2 - LED1 A
J3 Pin_9 - U1 PA6
U1 PA13 - R7 P2
J4 Pin_7 - U1 PA9
J3 Pin_7 - U1 PA4
U1 PC13_TAMPER_RTC - R9 P1
J4 Pin_4 - U1 PB1
J3 Pin_8 - U1 PA5
U1 NRST - R6 P2
J4 Pin_5 - U1 PB10
U1 VDDA - C3 P1
J1 DP1 - J1 DP2
U1 VDDA - C3 P1
U1 VDDA - C3 P1
R4 P2 - U1 PA11
U1 PC13_TAMPER_RTC - R9 P1
J3 Pin_4 - U1 PA1
J4 Pin_6 - U1 PB11
J4 Pin_4 - U1 PB1
U1 VDDA - C3 P1
D1 I/O2_OUT - R4 P1
J4 Pin_3 - U1 PB0
J3 Pin_9 - U1 PA6
J1 CC2 - R2 P1
D1 I/O1_OUT - R3 P1
U1 NRST - R6 P2
J1 VBUS_A - J1 VBUS_B
R3 P2 - U1 PA12
J1 VBUS_A - J1 VBUS_B
D1 I/O2_OUT - R4 P1
J3 Pin_5 - U1 PA2
U1 PA13 - R7 P2
U1 NRST - R6 P2
J3 Pin_6 - U1 PA3
J3 Pin_6 - U1 PA3
J4 Pin_7 - U1 PA9
U1 VDDA - C3 P1
U1 BOOT0 - R5 P2
U1 NRST - R6 P2
J3 Pin_10 - U1 PA7
U1 VDDA - C3 P1
U1 BOOT0 - R5 P2
J3 Pin_8 - U1 PA5
U1 PA14 - R8 P1
J3 Pin_3 - U1 PA0_WKUP
J3 Pin_10 - U1 PA7
J1 VBUS_A - J1 VBUS_B
U1 VDDA - C3 P1
J1 CC1 - R1 P1
U1 PD1_OSC_OUT - Y1 GND
J4 Pin_5 - U1 PB10
U1 VDDA - C3 P1
J3 Pin_7 - U1 PA4
U1 VDDA - C3 P1
U1 VDDA - C3 P1
R9 P2 - LED1 A
U1 PD0_OSC_IN - Y1 1
U1 BOOT0 - R5 P2
U1 VDDA - C3 P1
J1 VBUS_A - J1 VBUS_B
U1 PA14 - R8 P1
U1 VDDA - C3 P1
U1 NRST - R6 P2
U1 VDDA - C3 P1
U1 VDDA - C3 P1
U1 NRST - R6 P2
U1 BOOT0 - R5 P2
D1 I/O1_OUT - R3 P1
J4 Pin_8 - U1 PA10
U1 PD0_OSC_IN - Y1 1
J1 VBUS_A - J1 VBUS_B
J4 Pin_3 - U1 PB0
J3 Pin_3 - U1 PA0_WKUP
J4 Pin_8 - U1 PA10
U1 VDDA - C3 P1
R1
Resistance
5.1kΩ
U1
R5
Resistance
10kΩ
R8
Resistance
10kΩ
R7
Resistance
10kΩ
R6
Resistance
10kΩ
R9
Resistance
1kΩ
R3
Resistance
22 Ω
R2
Resistance
5.1kΩ
R4
Resistance
22 Ω
J3
J4
SW2
C5
Capacitance
100nF
C8
Capacitance
1uF
SW1
C10
Capacitance
100nF
C11
Capacitance
15pF
C2
Capacitance
1uF
C1
Capacitance
10uF
C6
Capacitance
100nF
C3
Capacitance
10uF
C4
Capacitance
100nF
C7
Capacitance
100nF
C12
Capacitance
15pF
C9
Capacitance
100nF
C13
Capacitance
4.7uF
J2
Y1
U2
LED1
D1
J1

No files yet

Documents

    Documents are markdown text files which describe project goals, capture details, or even simulation outputs.

    Assets

    Assets are files uploaded to this project which can be used in various ways.

    Something went wrong loading this panel.