Getting Started with Flux

Thought for 2 mins 16 sec
Thought for 8 sec
1/4 Verify FC ratings, USB detection and regulated-5V changes; C5/C6 qualification evidence still blocked.

Verify FC ratings, USB detection and regulated-5V changes; C5/C6 qualification evidence still blocked.

Recover ESC project access (blocked: saved UUID/link cannot be resolved).

Build and check safe bring-up firmware; full flight-firmware integration remains open.

Size and place FC PCB at 39 × 39mm after electrical gates; verify before routing.

Thought for 14 sec
Awaiting 1 task
"Flight Controller Readiness Review" completed.

flux

Aa vakhat actual FC changes ane firmware compilation karya chhe—project have 80 components ane 69 nets par chhe.
  • Ratings: 22 capacitors ane 36 resistors ni ratings configure/check kari; C16–C19 mate Murata 4.7µF, 16V, X7R, 0805 parts select karya. C5/C6 VCAP capacitors ni effective capacitance/ESR qualification haju baki chhe.
  • USB/power: PC0 par active-low USB VBUS detection umeru, PA9 UART signal preserve karyo. USB have data-only chhe—USB thi board power nahi thay. External regulated 5V jaruri chhe; raw LiPo power input par na jodsho.
  • Firmware: safe bring-up ELF/BIN/MAP ane source compile karya; mapping ane USB-detection logic na host tests pass thaya. Aa image motor outputs LOW rakhe chhe ane USB attach kartu nathi—aa working flight firmware nathi. Artifacts Firmware Build Results ma chhe.
Haju baki: full Betaflight integration, capacitor qualification, final electrical review findings, 39 × 39mm PCB sizing/placement/routing, ane hardware testing. Last full ERC check ma 10 errors documented hata; clean ERC claim nathi. ESC no saved project link access na thayo, etle ESC power stages/routing ma changes nathi karya ane 55A rating verify nathi; access issue mate Flux Support jaruri chhe.
Banne boards haju manufacturing ke flight mate ready nathi. Tamara ACUs pura thai gaya etle execution rokayu.

Waiting for input

Sign up to send

Files

Schematic

Layout

3D View

Schematic is Auto-placed

The schematic has been arranged automatically. Flux can redraw it to be more readable, with components placed in related groups and wires drawn more legibly. This takes about 10-60 mins.

Board Bring-Up Plan
Authoritative revision tests — 2026-10-08
Current80 components/69 nets. USB DATA-ONLY, external4.75–5.25V J7pin1 required. D1/F1 removed; CORE_5V replaces CORE_5V_OR. Historical USB-alone/source-changeover steps below are superseded: USB alone must NOT raise3V3; external alone must leave connectorVBUS unpowered; both connected must leave host supply isolated from core. Power via J7 only with current limit, peripherals disconnected. Confirm PC0 HIGH when USB absent and LOW when present in both orientations; test USB plugged while FCoff (no phantom3V3). Scope VBUS removal and verify firmware soft-disconnect, no signaling without hostVBUS. Audit self-powered descriptor and custom disable of PA9 sensing; UART1 continues onPA9/PA10. SWD recovery required until ROMDFU behavior verified. Ratings inspection confirms all caps16V ceramic10% and resistors1%/0.1W/0603. Procurement must verify X7R effective capacitance and VCAP ESR; generic labels alone are not evidence of assembled parts. Native passive simulation rerun: VBAT30V 2.727273V nominal/2.77727V maximum1%corner; current5V 2.5V/2.525Vcorner; cutoff157.721/265.258Hz, monotonic settling2.290909V;30Vmaxratio1%corner->2.777269V;current5V->2.5Vnominal/2.525Vcorner. Cutoffs157.721/265.258Hz;1%settling4.652/2.768ms afterrampstart. Models omitADCload,clamps,regulators andsurges;not hardwarequalification. ApplyknownDCstimuli onpoweredFC,currentlimit,andcompare measuredADC/VDDAatmultiplepoints. Configure480cyclesampling initially andverifyaccuracy. Calibratevoltage andexternalcurrentsensorslope/offset;donotreusereferencecurrent scale36. CharacterizeESCtransients;30Vscreeningceiling isnot avalidatedsurgerating. Verifypoweredoffinjection/leakage beforeaircraftintegration;addoffboardisolation/transientconditioning ifrequired.
Motor and safety validation
ScopeDShot300outputs to dummyload/testESC withcommonGNDfirst; verifybootlow,arming,failsafe,reboot/powerlossandtiming. NoESC/Motorpowerpasses throughFCsignals. Thenonlytestmotorswithpropsremoved. BidirectionalDShot,flightreadiness,55AESCperformance andOX32supportareNOTestablished.

  • Authoritative revision tests — 2026-10-08

  • HOLD —connected schematic checkpoint, not assembly or flight release

  • Before manufacture

  • First power

  • Source handling

  • MCU/clock/USB/storage/IMU

  • External interfaces

  • Analog validation

  • Motor and safety validation