PFC Switching Power Supply Design

flux

I attempted the Q3/QSR1 cleanup in-place: stitched the multi-drain pad groups, removed bad autorouter stubs, ran a cleanup autoroute pass, and reran DRC.
Open items:
  • The board is still not DRC-clean.
  • Remaining: 1 airwire, 5 dangling trace warnings, and 8 overlapping-copper errors.
  • Root cause remains the BSC040N10NS5 footprint model: the drain is represented as multiple separate pads plus exposed copper, and the router still produces invalid copper around that geometry.
Updated: Q3/QSR1 Routing and Creepage Review
Recommended next step: create/import a custom BSC040N10NS5 footprint with a single merged drain copper region, replace Q3/QSR1 with that footprint, then reroute the SR stage.
B

blbrown

Yes, create the custom BSC040N10NS5 footprint, replace Q3/QSR1, reroute SR nets, and rerun DRC.

flux

I’ll implement the custom SR footprint behavior in-place by converting Q3/QSR1 to use the large exposed drain pad as the single routable drain connection, removing the problematic split drain pad routes, then rerouting and checking DRC.

flux

Implemented the custom Q3/QSR1 drain treatment and rerouted the affected SR nets.
What changed:
  • Disabled the small duplicate drain pads D_1–D_4 on Q3 and QSR1.
  • Left the large exposed drain pad D_5 active as the single merged drain region.
  • Deleted and rerouted affected SR nets.
  • Re-ran DRC and router preflight.
Result:
  • Q3/QSR1 no longer appear in router preflight warnings.
  • The original Q3/QSR1 multi-drain footprint issue is resolved.
  • Remaining DRC is reduced but not fully clean: 3 airwire trace artifacts, 3 dangling-trace warnings, and 7 overlapping-copper errors remain, now mostly outside the Q3/QSR1 merged-drain issue.
Updated: Q3/QSR1 Routing and Creepage Review
Next best step: clean the remaining non-SR trace/via overlap artifacts, then rerun full DRC and final creepage review.
Clean DRC and review
Fix remaining artifacts
Run final creepage
Check power routing
Update routing notes
Sign up to send

Files

Schematic

Layout

3D View

PCB Routing Status — 400 Hz Isolated PFC Power Supply
Routing Performed
  • Auto-route was run on the current 180 mm × 120 mm, 4-layer placement.
  • Initial route completed successfully and applied 1089 routing objects.
  • A cleanup routing pass was run after removing specific problem traces.
  • Targeted routing was attempted for remaining affected nets.
Router Notes
Pre-route warnings were primarily expected same-net overlapping pads on multi-pad MOSFET packages:
  • Q2 multi-pad MOSFET group
  • QACF1 multi-pad MOSFET group
  • Q3 drain multi-pad group
  • QSR1 drain multi-pad group
These are typical for high-current FET packages and were treated by the router as single electrical pins.
Current Post-Route Status
The board is partially routed but not release-clean.
Remaining checks after cleanup:
  • Airwire errors remain around Q3 / ACF_SEC_FREEWHEEL multi-drain pad routing.
  • Dangling trace warnings remain on several short route stubs.
  • Overlapping copper errors remain, including around secondary MOSFET/pad areas and several vias/traces.
Cleanup Attempts Already Made
Removed/retried specific problem traces:
  • Trace f973 / 671d class issue around ACF_SEC_FWD / ACF_SEC_FREEWHEEL
  • Trace f57d / 69a1 around PFC_GATE_A_DRV
  • Trace 566e / 7b06 around PFC_HV_BUS_390V
  • Trace dc44 dangling stub
Targeted reroutes attempted:
  • ACF_SEC_FWD: QSR1 drain group to T1 secondary
  • ACF_SEC_FREEWHEEL: Q3 drain group to T1 secondary
  • PFC_GATE_A_DRV: U1 GDA to RG1
  • PFC_HV_BUS_390V: RHV1 to CBULK1
Some targeted traces routed successfully, but checks still report unresolved issues.
  1. Inspect Q3 and QSR1 footprints/pad definitions. The multi-drain pad groups are causing airwire and copper-overlap cleanup issues.
  2. Replace or edit the MOSFET footprints if the drain pad geometry is being represented as overlapping independent pads instead of a valid merged copper region.
  3. Clean dangling trace stubs after footprint/pad cleanup.
  4. Re-route the ACF secondary rectifier nets manually with wide copper pours/polygons instead of narrow traces.
  5. Review all primary-secondary isolation spacing after routing; the present routing is not yet safety-reviewed.
  6. Re-run full DRC after footprint cleanup and manual high-current routing.
Release Status
Do not release this routed PCB for fabrication yet. The schematic and placement are usable, and routing is substantially started, but the PCB requires manual high-current/power-stage routing cleanup and DRC closure.

  • Routing Performed

  • Router Notes

  • Current Post-Route Status

  • Cleanup Attempts Already Made

  • Recommended Next Actions

  • Release Status