ESP32-C3 Guide

flux

I’ll research Espressif’s primary documentation for the ESP32-C3-WROOM-02-N4, verify pinout, operating limits, integration guidance, alternatives, and sourcing, then save the complete application guide as a project file.
Created a project doc

ESP32-C3-WROOM-02-N4 Application and Usage Guide

View Document
ESP32-C3-WROOM-02-N4 Application and Usage Guide
The ESP32-C3-WROOM-02-N4 is a 2.4 GHz Wi-Fi 4 and Bluetooth 5 LE surface-mount module built around Espressif’s single-core 32-bit RISC-V ESP32-C3, with 4 MB Quad-SPI flash and an integrated PCB antenna. Its most common use is as the complete wireless MCU subsystem in low-cost IoT sensors, controls, appliances, and gateways, requiring only a regulated 3.3 V rail, reset/boot support, programming access, and application-specific peripherals.
1. Quick Specifications
Footprint note: The Flux footprint may represent the exposed ground area as multiple paste/copper pads, so its physical pad count can exceed the datasheet’s 19 logical pin numbers. Verify tha...

flux

Created the complete ESP32-C3-WROOM-02-N4 Application and Usage Guide.
It includes verified specifications, full pin guidance, boot-strapping states, application circuitry, RF/PCB layout rules, alternatives, sourcing information, and inline datasheet citations. The 1.27 mm pitch is explicitly marked unverified pending confirmation from the mechanical drawing.
Sign up to send

Files

Pins

Symbol

Layout

3D View

ESP32-C3-WROOM-02-N4 Application and Usage Guide
The ESP32-C3-WROOM-02-N4 is a 2.4 GHz Wi-Fi 4 and Bluetooth 5 LE surface-mount module built around Espressif’s single-core 32-bit RISC-V ESP32-C3, with 4 MB Quad-SPI flash and an integrated PCB antenna. Its most common use is as the complete wireless MCU subsystem in low-cost IoT sensors, controls, appliances, and gateways, requiring only a regulated 3.3 V rail, reset/boot support, programming access, and application-specific peripherals.
1. Quick Specifications

Table

ParameterRating / conditionClassification
Supply voltage, VDD333.0 V min, 3.3 V typ, 3.6 V maxRecommended operating condition
External supply capabilityDesign the 3.3 V source to deliver at least 0.5 ARecommended design condition
Ambient temperature−40 °C to +85 °CRecommended operating range, N4 variant
VDD33−0.3 V to +3.6 VAbsolute maximum rating; not a normal operating range
Storage temperature−40 °C to +105 °CAbsolute maximum rating
Flash4 MB Quad SPIIntegrated module resource
Module dimensions18.0 × 20.0 × 3.2 mmMechanical
Logical module pins19, including GND pins 9 and 19Package / pinout
Pad pitch1.27 mm nominalUnverified from machine-readable evidence; confirm directly from the dimension drawing before footprint release
MountingCastellated surface-mount RF module with exposed ground padPackage type
Moisture sensitivityMSL 3Assembly handling
Footprint note: The Flux footprint may represent the exposed ground area as multiple paste/copper pads, so its physical pad count can exceed the datasheet’s 19 logical pin numbers. Verify that all exposed-pad segments map to GND.
2. Pinout & Connections
The module uses the following 19-pin logical pinout.

Table

Pin NumberPin NameDescriptionBest Practice
13V33.3 V module supplyFeed from a low-noise 3.0–3.6 V rail capable of at least 0.5 A. Place 10 µF and 100 nF ceramic capacitors directly between this pin and ground.
2ENActive-high chip enable / resetNever leave floating. Use 10 kΩ to 3V3 and 1 µF to GND; optionally add a normally-open RESET switch from EN to GND.
3IO4GPIO4, ADC1_CH4, FSPIHD, JTAG MTMSGeneral GPIO/ADC. Avoid loading it if JTAG is required; keep analog source impedance appropriate for ADC acquisition.
4IO5GPIO5, ADC2_CH0, FSPIWP, JTAG MTDIGeneral GPIO/ADC. Avoid boot-time contention and reserve if using JTAG/SPI2.
5IO6GPIO6, FSPICLK, JTAG MTCKGeneral GPIO or SPI2 clock. Keep high-speed clock routing short and referenced to ground.
6IO7GPIO7, FSPID, JTAG MTDOGeneral GPIO or SPI2 data. Reserve if using JTAG/SPI2.
7IO8GPIO8; strapping and ROM-message controlDo not force LOW during reset when USB/JTAG download must work. If used by a peripheral, ensure its reset state does not override the required strap.
8IO9GPIO9; primary BOOT strapping inputPull up for normal boot; add a BOOT switch to GND for download mode. Do not attach a circuit that holds it LOW at reset.
9GNDGroundConnect to a continuous ground plane with short, low-inductance copper.
10IO10GPIO10, FSPICS0General GPIO or SPI2 chip select. Add an external idle-state resistor if the attached device requires a defined state during reset.
11RXDGPIO20, U0RXDDefault UART0 receive. Route to a programming/debug header or USB-UART TX; avoid strong external drive during boot.
12TXDGPIO21, U0TXDDefault UART0 transmit and boot log output. Route to a programming/debug header or USB-UART RX.
13IO18GPIO18, USB_D−Use with IO19 as native USB Serial/JTAG. Route as a short, matched USB 2.0 pair; do not reuse as GPIO when USB is required.
14IO19GPIO19, USB_D+Use with IO18 as native USB Serial/JTAG. Route as a short, matched USB 2.0 pair; do not reuse as GPIO when USB is required.
15IO3GPIO3, ADC1_CH3General GPIO/ADC. Protect against voltages outside the 3.3 V domain.
16IO2GPIO2, ADC1_CH2, FSPIQ; strapping pinAdd a pull-up where boot robustness is important; Espressif recommends pulling GPIO2 up because glitches may affect boot behavior.
17IO1GPIO1, ADC1_CH1, XTAL_32K_NGeneral GPIO/ADC, or 32.768 kHz crystal input when that optional clock is used.
18IO0GPIO0, ADC1_CH0, XTAL_32K_PGeneral GPIO/ADC, or 32.768 kHz crystal input when that optional clock is used.
19GND / EPADGround / exposed padConnect to GND. Soldering the exposed pad is optional per Espressif but improves thermal performance. Use multiple ground vias where the land pattern permits.
Boot-state summary
  • Normal SPI boot: GPIO2 = HIGH, GPIO9 = HIGH; GPIO8 may be either state.
  • Joint UART/USB download boot: GPIO2 = HIGH, GPIO8 = HIGH, GPIO9 = LOW.
  • GPIO2, GPIO8, and GPIO9 are sampled as strapping pins at reset and may be used as normal GPIO afterward.
3. Standard Application Circuit
Minimum reliable circuit
  1. Power: Feed pin 1 from a regulated 3.3 V supply rated for at least 0.5 A. Place a 10 µF bulk ceramic capacitor and a 100 nF ceramic capacitor next to the module supply/ground pins.
  2. Enable/reset: Connect 10 kΩ from EN to 3V3 and 1 µF from EN to GND. Add a reset pushbutton from EN to GND if manual reset is needed.
  3. Boot control: Pull GPIO9 HIGH for normal operation and use a BOOT pushbutton to GND. Keep GPIO2 HIGH at reset. If native USB download is required, ensure GPIO8 can be HIGH while GPIO9 is LOW.
  4. Programming/debug: Provide either:
    • UART0 access on RXD/GPIO20 and TXD/GPIO21, plus EN and GPIO9; or
    • Native USB on GPIO18/USB_D− and GPIO19/USB_D+.
  5. Ground: Connect pins 9 and 19/exposed pad to the ground plane. Stitch the module ground region to the main plane with short return paths.
Optional interface components
  • Native USB: Route GPIO18 and GPIO19 directly as USB D−/D+. Add a low-capacitance USB ESD protector near the connector. Series resistors or tuning footprints may be included only if required by the final channel validation/reference design; do not populate arbitrary values without SI evidence.
  • I²C: The I²C controller can be routed through the GPIO matrix. Use one pull-up pair for the bus, commonly 2.2–10 kΩ depending on bus capacitance, speed, and voltage; 4.7 kΩ at 3.3 V is a common starting value, not a module requirement.
  • UART auto-download: For automated flashing, copy Espressif’s proven DTR/RTS reset-and-boot network rather than directly tying modem-control signals to EN and GPIO9.
  • External GPIO: ESP32-C3 GPIO is a 3.3 V domain. At 3.3 V and 25 °C, the datasheet specifies VIH ≥ 0.75×VDD and VIL ≤ 0.25×VDD; it does not make the pins 5 V tolerant.
4. PCB Layout & Routing Guidelines
  • Place the module at a board edge with the PCB antenna facing outward. Preserve the datasheet’s antenna keepout region and keep copper, traces, components, mounting hardware, batteries, cables, displays, and enclosure metal away from that region on every layer.
  • Use Espressif Figure 11-1 as the authoritative land pattern; do not redraw the castellated pads or antenna geometry from the approximate pin diagram.
  • Place the 100 nF capacitor closest to pin 1, followed by the 10 µF capacitor. Keep the supply loop compact and use a wide 3.3 V feed; do not route the module’s burst current through a long, narrow neck.
  • Route USB D+/D− as a controlled 90 Ω differential pair where the stackup supports it, with consistent spacing, matched lengths, no stubs, and minimal vias. Keep the pair over an uninterrupted reference plane and away from the antenna.
  • Connect the ground pins and exposed pad to a solid ground plane. Thermal relief may be used on hand-soldered castellations, but avoid high-inductance spokes on the primary RF/power return. Ground vias under/near the exposed pad improve thermal and RF return performance, while no ground copper may enter the antenna keepout.
5. Common Pitfalls / Things to Watch Out For
  1. Breaking boot or programming with external loads. Peripherals that pull GPIO2, GPIO8, or GPIO9 to the wrong level during reset can prevent normal boot or download mode. Validate strap voltages at cold start and brownout, not only after firmware configures the pins.
  2. Ignoring RF placement and supply transients. Copper or metal near the antenna can reduce range, while an under-sized or poorly decoupled 3.3 V rail can cause resets during Wi-Fi transmit bursts. Treat antenna clearance and the 0.5 A supply capability as first-order requirements.
Additional warning: do not leave EN floating; use the recommended RC network.
6. Popular Alternatives & Equivalents
No verified cross-manufacturer, pin-for-pin drop-in replacement was identified. Wireless modules usually carry different pinouts, antenna geometry, firmware SDKs, and regulatory grants; a “functionally similar” radio module should therefore be treated as a redesign.

Table

AlternativeCompatibilityEngineering impact
ESP32-C3-WROOM-02-H4Pin- and footprint-compatible within the same Espressif familySame 4 MB flash and PCB-antenna form factor; rated to +105 °C instead of +85 °C. Verify ordering availability and firmware/chip revision.
ESP32-C3-WROOM-02-N8Pin- and footprint-compatible within the same family8 MB flash variant. Confirm partition table, bootloader, flash mode, BOM ordering code, and production programming image.
ESP32-C3-WROOM-02U-N4Functionally similar; not footprint-compatibleSame ESP32-C3/4 MB class but uses an external antenna connector and a shorter 18.0 × 14.3 mm module body. Requires PCB, antenna, enclosure, and regulatory review.
ESP32-C3-MINI-1-N4XFunctionally similar; not pin- or footprint-compatibleSmaller recommended-generation ESP32-C3 module. Requires complete schematic/PCB migration and RF keepout review.
For a true second-source strategy from another manufacturer, define the required wireless certifications, SDK/API, flash, GPIO count, USB, temperature grade, antenna type, dimensions, and lifecycle, then qualify a redesigned board. Do not approve a substitute solely because it also contains an ESP32-C3 or supports Wi-Fi/BLE.
7. Sourcing & Purchasing Guide

Table

AttributeDetails
Primary DistributorsDigiKey, Mouser, LCSC, Arrow/authorized Espressif channels; Espressif’s module page links approved purchase channels.
Packaging OptionsDigiKey lists Tape & Reel, Cut Tape, and Digi-Reel ordering options.
Standard MOQPrototype quantities are commonly available from 1 piece. DigiKey and LCSC list a 650-piece manufacturer/full reel; Espressif lists 3,250 pieces for direct bulk ordering. Distributor inventory and MOQs change, so verify at purchase time.
Ordering codeSpecify the complete ESP32-C3-WROOM-02-N4 code. “N4” denotes the −40 to +85 °C, 4 MB variant; do not substitute H4, N8, or 02U without engineering review.
Sourcing AdviceBuy through Espressif-authorized/franchised distributors when possible. Avoid untraceable marketplace stock because counterfeit, remarked, moisture-exposed, or pre-programmed modules can create RF, security, and yield failures. Confirm date/lot traceability, MSL packaging, reel quantity, module/chip revision, flash size, antenna version, and regional certification status before production release.
Assembly purchasing checks
  • MSL 3 parts should be soldered within 168 hours after opening at 25 ±5 °C and 60% RH unless rebaked per the manufacturer’s handling instructions.
  • Espressif specifies a single lead-free SAC305 reflow, with a 235–250 °C peak window.
  • Verify the compliance documents for the exact module variant and intended sales region. The datasheet references Espressif’s RF certificates and lists RoHS/REACH, but the specific approval IDs must be retrieved from the current certificate set.
Sources
Distributor prices, stock, MOQs, and packaging availability are time-sensitive and should be rechecked immediately before procurement.

  • 1. Quick Specifications

  • 2. Pinout & Connections

  • Boot-state summary

  • 3. Standard Application Circuit

  • Minimum reliable circuit

  • Optional interface components

  • 4. PCB Layout & Routing Guidelines

  • 5. Common Pitfalls / Things to Watch Out For

  • 6. Popular Alternatives & Equivalents

  • 7. Sourcing & Purchasing Guide

  • Assembly purchasing checks

  • Sources