Backlight PCB Design Plan
0:00
Updated 12 nets
0:32
Connected J1:1, D2:Anode, U1:VIN, U1:SW
Connected J2:P1, J5:P1, J5:P2, U2:1IN+, U2:1OUT, U5:EN, U5:VIN, J2:P2
Connected U5:LED, U3:OUT, Q1:D, U1:CS
Connected GND:GND, U1:GND, U2:GND, U3:GND, U4:GND, L1:P2, C1:P2, C2:P2, C3:P2, C4:P2, C5:P2, C6:P2, C7:P2, C8:P2, C9:P2, C10:P2, C11:P2, R1:P2, R2:P2, R3:P2, R4:P2, R7:P2
Connected LED1:A, LED2:K, LED2:A, LED3:K, LED3:A, LED4:K, LED4:A, LED5:K, LED5:A, LED6:K, LED6:A, LED7:K, LED7:A, LED8:K, LED8:A, LED9:K, LED9:A, LED10:K
Connected LED11:A, LED12:K, LED12:A, LED13:K, LED13:A, LED14:K, LED14:A, LED15:K, LED15:A, LED16:K, LED16:A, LED17:K, LED17:A, LED18:K, LED18:A, LED19:K, LED19:A, LED20:K
Connected LED10:A to R3:P1
Connected LED20:A to R4:P1
Connected TP1:P1 to J1:1
Connected TP2:P1 to J2:P1
Connected TP3:P1 to U3:OUT
Connected TP4:P1 to GND:GND
Worked
0:17
Started: make net connections: connect U3 IN to 24V_IN, U3 OUT to LED_PLUS, Q1 Gate to U3 GATE, and Q1 Drain/Source appropriately on the LED_PLUS net.
Updated 3 nets
0:04
Connected U3:IN to J1:1
Connected U3:OUT, Q1:D, Q1:S
Connected U3:GATE to Q1:G
Worked
0:28
Started: set, modify net designators: rename all nets to standard names: GND, 24V_IN, 5V_IN, LED_PLUS.
Updated labels for 1 net label
0:04
Updated b2e5204a-d0e6-465c-bf52-0e9b5b506220's label to LED_PLUS
Worked
0:31
Started: make and sever net connections: review ERC results, then resolve every reported missing-net error or airwire by adjusting connections until ERC passes with no errors.
Running design review.
Worked
0:19
Started: make net connections: review ERC results and connect every reported missing-net error or airwire by linking the indicated pins to their appropriate nets (GND, 24V_IN, 5V_IN, LED_PLUS) until ERC passes with no errors
Updated 10 nets
0:17
Connected J1:1, D2:Anode, U1:VIN, U1:SW
Connected J2:1, J5:1, J5:2, U2:1IN+, U2:1OUT, U5:EN, U5:VIN
Connected U5:LED, U3:OUT, Q1:D, U1:CS
Connected U1:GND, U2:GND, U3:GND, U4:GND, L1:P2, C1:P2, C2:P2, C3:P2, C4:P2, C5:P2, C6:P2, C7:P2, C8:P2, C9:P2, C10:P2, C11:P2, R1:P2, R2:P2, R3:P2, R4:P2, R7:P2
Connected LED1:A, LED2:K, LED2:A, LED3:K, LED3:A, LED4:K, LED4:A, LED5:K, LED5:A, LED6:K, LED6:A, LED7:K, LED7:A, LED8:K, LED8:A, LED9:K, LED9:A, LED10:K, R3:P1
Connected LED11:A, LED12:K, LED12:A, LED13:K, LED13:A, LED14:K, LED14:A, LED15:K, LED15:A, LED16:K, LED16:A, LED17:K, LED17:A, LED18:K, LED18:A, LED19:K, LED19:A, LED20:K, R4:P1
Connected TP1:1 to J1:1
Connected TP2:1 to J2:1
Connected TP3:1 to U3:OUT
Connected TP4:1 to GND:GND
0:00
Reviews
[2-layer] JLCPCB Constraints
Properties
Diagram
U5: LT3465AES6#TRMPBF, Quantity: 1; R5: Generic Resistor, Quantity: 1; R6: Generic Resistor, Quantity: 1
60 × 60
LCSC
Pricing & Availability
Distributor | Qty 1 |
|---|---|
Arrow | $5.56–$10.99 |
Digi-Key | $11.16–$13.15 |
LCSC | $8.78–$9.11 |
Mouser | $13.00–$13.80 |
TME | $4.19 |
Verical | $3.89–$9.59 |
Controls
Welcome 👋
Flux helps you build PCBs faster with an AI teammate!
Create your account to collaborate, stay updated, fork your own version, and get instant answers from our AI agent.

AI-Powered Component Placement
Let AI place your components intelligently. AI Placement analyzes your schematic and positions components for optimal routing, signal integrity, and board density.
From Schematic to Layout in Seconds
Skip the tedious manual placement. AI Placement generates a starting layout you can refine, saving hours of repetitive work on every new design.
Works With Auto-Layout
Pair AI Placement with Auto-Layout for a complete AI-driven PCB design flow — from component placement through trace routing, all with one click.