LED Blinker Circuit Design

Here is the latest Gerber ZIP export:
show me where is 4g module
J_4G
The original A7672S 4G module footprint was removed from the design and replaced with a 4-pin external 4G header.
You should look for:
  • Designator: J_4G
  • Type: 4-pin 2.54 mm vertical header
  • Location: near the right edge of Zone 2
  • Pins: VCC_5V, GND_STAR, LTE_TX, LTE_RX
So there is no large 4G module on the PCB now — the board provides J_4G so you can connect an external 4G module by wires/header.
Highlight J_4G
Export 4G wiring
Verify 4G nets
Add silkscreen labels
Run final review

Refine this doc
Ask about this doc
Boundary Sweep Report
Board: 180 mm x 120 mm rectangle. Flux layout coordinates are center-origin, so board edges are x = -90/+90 mm and y = -60/+60 mm. Required post-fix clearance: every component footprint/courtyard bound at least 1.5 mm from each edge, equivalent to x within [-88.5, +88.5] and y within [-58.5, +58.5].
Note: the layout summary exposes component footprint/courtyard bounds as center position, width, height, and layer. Rotation was not exposed in the structured component-bounds output; all listed components are on Top layer. Boundary checks below use the exposed footprint/courtyard bounding boxes, which include non-pad footprint extents as reported by the layout engine.
Violators Found Before Fix
No component extended outside the actual board outline x=[-90,+90], y=[-60,+60]. The recurring router anomaly appears to have been triggered by edge-clearance/courtyard proximity rather than true off-board placement.
The following components violated the requested 1.5 mm edge clearance:

Table


DesignatorPre-fix center (mm)Size W x H (mm)EdgeBound (mm)Actual margin (mm)Clearance shortfall (mm)Move applied
D_TVS(4, 54.5)18.96 x 8.79Topy=58.8951.1050.395moved to (4, 53.5)
R10(8.86, 58.4)2.45 x 1.05Topy=58.9251.0750.425moved to (8.86, 57.0)
C5(24, 56)8 x 5.5Topy=58.751.250.25moved to (24, 55.0)
J3(25, -50)13.94 x 17.3Bottomy=-58.651.350.15moved to (25, -49.8)
J4(45, -50)13.94 x 17.3Bottomy=-58.651.350.15moved to (45, -49.8)
J5(-5, -50)13.94 x 17.3Bottomy=-58.651.350.15moved to (-5, -49.8)
Additional top-edge margin moves were applied after the first preflight because aggregate bounds still showed tight clearance:

Table


DesignatorFinal center (mm)Reason
C15(43, 53.5)add top-edge margin around power/LTE cluster
C16(76, 54.5)add top-edge margin around LTE cluster
Final Component Sweep Table

Table


DesignatorFinal center X (mm)Final center Y (mm)Width (mm)Height (mm)RotationBoundary status
R877259.222.74not exposedOK
C1234-227.13not exposedOK
R11-25-452.451.05not exposedOK
J325-49.813.9417.3not exposedOK
R767259.222.74not exposedOK
J_ANT186544.573.88not exposedOK
C71847.13not exposedOK
C638387.13not exposedOK
C_BOOT33197.13not exposedOK
R9-30.11-9.212.451.05not exposedOK
U_MCU25-59.89.8not exposedOK
J5-5-49.813.9417.3not exposedOK
C218-382.91.47not exposedOK
J_SWD55-503.611.2not exposedOK
R15-1.21-51.412.451.05not exposedOK
C14824.62.1not exposedOK
U_4V254211.888.34not exposedOK
C1124-227.13not exposedOK
C_VCC12197.13not exposedOK
J_A7672S39.074453.687.48not exposedOK
C1035-157.13not exposedOK
C_RST13-1.27.13not exposedOK
D172357.97.9not exposedOK
C2352-362.91.47not exposedOK
K1-60023.1718.68not exposedOK
J445-49.813.9417.3not exposedOK
R141-49.222.74not exposedOK
R553319.222.74not exposedOK
R_FB128349.222.74not exposedOK
C4285085.5not exposedOK
C310367.13not exposedOK
R124.78-4.72.451.05not exposedOK
L121472.451.02not exposedOK
J_SIM80-1214.7129.83not exposedOK
J2-78-4017.313.94not exposedOK
C213136.96.8not exposedOK
U_ACS7120-357.495.38not exposedOK
TP_RST15-122.791.98not exposedOK
C2232-382.91.47not exposedOK
R657259.222.74not exposedOK
Y112-6.58.63not exposedOK
R133682.451.05not exposedOK
C11367.13not exposedOK
R335269.222.74not exposedOK
J_DEBUG651511.23.6not exposedOK
J_PWR-548.515.1520.4not exposedOK
U_5V5308.87.2not exposedOK
R445269.222.74not exposedOK
D_TVS453.518.968.79not exposedOK
C154353.56.96.8not exposedOK
R108.86572.451.05not exposedOK
C19231985.5not exposedOK
C138-124.62.1not exposedOK
C5245585.5not exposedOK
J_OLED65-403.611.2not exposedOK
C167654.57.13not exposedOK
D2-602212.362.7not exposedOK
Q1-3505.464.74not exposedOK
U_OPTO1-32159.85.65not exposedOK
C1783.75337.13not exposedOK
U_DHT2245-306.0412.54not exposedOK
C83247.13not exposedOK
R14-11.03-33.732.451.05not exposedOK
F1843166.1not exposedOK
R243-129.222.74not exposedOK
C18211385.5not exposedOK
U_DS18B2025-386.75.49not exposedOK
J1-784017.313.94not exposedOK
U_3V318308.946.65not exposedOK
C915-187.13not exposedOK
C208-342.91.47not exposedOK
R_FB238349.222.74not exposedOK
C_RES-51610.7310.5not exposedOK
Final Preflight
Autoroute preflight after the moves:
  • Board: 73 components, 53 nets
  • Board valid: yes
  • Routing feasibility issues: none detected
  • Boundary issues: 0 reported by preflight
  • Violators Found Before Fix

  • Final Component Sweep Table

  • Final Preflight

Assets

Assets are files uploaded to this project which can be used in various ways.

GLECS V4 PURE LOGIC CONTROLLER thumbnail
Welcome to your new project. Imagine what you can build here.

Properties

mm

Pricing & Availability

Distributor

Qty 1

Arrow

$18.01–$20.87

Digi-Key

$18.49–$19.04

HQonline

$2.17–$2.91

LCSC

$10.04–$10.48

Mouser

$29.39–$604.81

TME

$7.55–$7.81

Verical

$13.79–$129.66

Controls